共 14 条
- [1] Tyagi S., Alavi M., Bigwood R., Bramblett T., Brandenburg J., Chen W., Crew B., Hussein M., Jacob P., Kenyon C., Lo C., McIntyre B., Ma Z., Moon P., Nguyen P., Rumaner L., Schweinfurth R., Sivakumar S., Stettler M., Thompson S., Tufts B., Xu J., Yang S., Bohr M., A 130 nm generation logic technology featuring 70 nm transistors, dual Vt transistors and 6 layers of Cu interconnects, Proc. of Int. Tech. Dig. on Electron Devices Meeting, pp. 567-570, (2000)
- [2] Shukla N.K., Singh R.K., Pattanaik M., Design and analysis of a novel low-power SRAM bit-cell structure at deep-sub-micron CMOS technology for mobile multimedia applications, Int. J. Advanced Comput. Sci. Appl, 2, 5, (2011)
- [3] Amelifard B., Fallah F., Pedram M., Reducing the sub-threshold and gate-tunneling leakage of SRAM cells using dual-Vt and dual-Tox assignment, Proc. of IEEE Int. Conf. on Design Automation and Test in Europe, 1, pp. 1-6, (2006)
- [4] Anand P.R., Sekhar P.C., Reduce leakage currents in low power SRAM cell structures, Proc. Ofninth IEEE Int. Symp. on Parallel and Distributed Processing with Applications Workshops, pp. 33-38
- [5] Shukla N.K., Singh R.K., Pattanaik M., Analysis of gate leakage current in IP3 SRAM bit-cell under temperature variations in DSM technology, Int. J. Eng. Technol, 4, 1, (2012)
- [6] Birla S., Shukla N.K., Mukherjee D., Singh R.K., Leakage current reduction in 6T single cell SRAM at 90nm technology, Proc. of IEEE Int. Conf. on Advances in Computer Engineering, pp. 292-294
- [7] Zhang L.-J., Chen W., Ma Y.-Q., Zheng J.-B., Mao L.-F., Leakage power reduction techniques of 55 nm SRAM cells, IETE Technical Review, 28, 2, (2011)
- [8] Kang S.M., Leblebici Y., CMOS Digital Integrated Circuits II, (2007)
- [9] Kanda K., Sadaaki H., Sakurai T., 90% write power-saving SRAM using sense-amplifying memory cell, IEEE J. Solid-State Circuits, 39, 6, (2004)
- [10] Agarwal A., Li H., Roy K., DRG-cache: A data retention gated-ground cache for low power, Proc. of 39Th Int. Conf. on Design Automation, pp. 473-478