LV/LP CMOS Four-Quadrant Analog Multiplier Cell in Modified Bridged-Triode Scheme

被引：0
|
作者：
Simon C. Li
机构：
[1] University of Science and Technology,Advanced Technology & Integrated System Laboratory (ATIS Lab.), Department of Humanity & Science, National Yunlin
来源：
Analog Integrated Circuits and Signal Processing | 2002年 / 33卷
关键词：
analog multiplier; modified bridged-triode scheme (MBTS);
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A new LV/LP CMOS four-quadrant analog multiplier designed in a modified bridged-triode scheme (MBTS) is presented. Its bi-directional bridged structure brings several benefits in terms of good linearity, lower voltage operation/power consumption, less total harmonic distortions (THD) and wider frequency response. The fabricated chip in TSMC 0.35 μm n-well SPQM CMOS technology has a nonlinearity error less than 42 dB over ±0.5 V input range under a nominal supply voltage of ±1.5 V,and consumes the total power dissipation of 2.7 mW.
引用
收藏
页码：43 / 56
页数：13
相关论文
共 50 条
  • [21] CMOS Analog Four-Quadrant Multiplier Free of Voltage Reference Generators
    Sobrinho de Sousa, Antonio Jose
    de Andrade, Fabian
    dos Santos, Hildeloi
    Goncalves, Gabriele
    Pereira, Maicon Deivid
    Santana, Edson
    Cunha, Ana Isabela
    2019 32ND SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI 2019), 2019,
  • [22] Gate and Bulk-Driven Four-Quadrant CMOS Analog Multiplier
    Zamora-Mejia, Gregorio
    Diaz-Armendariz, Alejandra
    Santiago-Ramirez, Hector
    Miguel Rocha-Perez, Jose
    Arturo Gracios-Marin, Carlos
    Diaz-Sanchez, Alejandro
    CIRCUITS SYSTEMS AND SIGNAL PROCESSING, 2019, 38 (04) : 1547 - 1560
  • [23] Gate and Bulk-Driven Four-Quadrant CMOS Analog Multiplier
    Gregorio Zamora-Mejia
    Alejandra Diaz-Armendariz
    Hector Santiago-Ramirez
    Jose Miguel Rocha-Perez
    Carlos Arturo Gracios-Marin
    Alejandro Diaz-Sanchez
    Circuits, Systems, and Signal Processing, 2019, 38 : 1547 - 1560
  • [24] A Symmetric Complementary Structure for RF CMOS Analog Squarer and Four-Quadrant Analog Multiplier
    Simon Cimin Li
    Analog Integrated Circuits and Signal Processing, 2000, 23 : 103 - 115
  • [25] Four-quadrant CMOS analog divider
    Parnklang, J
    Arammongkonwichai, C
    Kongtanasunthorn, P
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 271 - 274
  • [26] A symmetric complementary structure for RF CMOS analog squarer and four-quadrant analog multiplier
    Li, SC
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2000, 23 (02) : 103 - 115
  • [27] High Bandwidth Four-Quadrant Analog Multiplier
    Nikseresht, Sasan
    Azhari, Seyed Javad
    Danesh, Mohammadhadi
    2017 25TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2017, : 210 - 215
  • [28] A new NMOS four-quadrant analog multiplier
    Boonchu, B
    Surakampontorn, W
    2005 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), VOLS 1-6, CONFERENCE PROCEEDINGS, 2005, : 1004 - 1007
  • [29] FOUR-QUADRANT ANALOG SIGNAL MULTIPLIER.
    Timonteev, V.N.
    Kuz'menko, V.P.
    Tkachenko, V.A.
    1978, 21 (4 pt 2): : 1013 - 1015
  • [30] A DTMOS based Four-Quadrant Analog Multiplier
    Ozer, Emre
    ELECTRICA, 2020, 20 (02): : 207 - 217
12345