LV/LP CMOS Four-Quadrant Analog Multiplier Cell in Modified Bridged-Triode Scheme

被引：0
|
作者：
Simon C. Li
机构：
[1] University of Science and Technology,Advanced Technology & Integrated System Laboratory (ATIS Lab.), Department of Humanity & Science, National Yunlin
来源：
Analog Integrated Circuits and Signal Processing | 2002年 / 33卷
关键词：
analog multiplier; modified bridged-triode scheme (MBTS);
D O I：
暂无
中图分类号：
学科分类号：
摘要：
A new LV/LP CMOS four-quadrant analog multiplier designed in a modified bridged-triode scheme (MBTS) is presented. Its bi-directional bridged structure brings several benefits in terms of good linearity, lower voltage operation/power consumption, less total harmonic distortions (THD) and wider frequency response. The fabricated chip in TSMC 0.35 μm n-well SPQM CMOS technology has a nonlinearity error less than 42 dB over ±0.5 V input range under a nominal supply voltage of ±1.5 V,and consumes the total power dissipation of 2.7 mW.
引用
收藏
页码：43 / 56
页数：13
相关论文
共 50 条
  • [1] LV/LP CMOS Four-Quadrant Analog Multiplier Cell in Modified Bridged-Triode Scheme
    Simon Cimin Li
    Analog Integrated Circuits and Signal Processing, 2003, 36 : 187 - 198
  • [2] LV/LP CMOS four-quadrant analog multiplier cell in modified bridged-triode scheme
    Li, SC
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2002, 33 (01) : 43 - 56
  • [3] LV/LP CMOS four-quadrant analog multiplier cell in modified bridged-triode scheme
    Li, SC
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2003, 36 (03) : 187 - 198
  • [4] ±0.5V∼ ±1.5V VHFCMOS LV/LP four-quadrant analog multiplier in modified bridged-triode scheme
    Li, SC
    Cha, JC
    ISLPED'02: PROCEEDINGS OF THE 2002 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2002, : 227 - 232
  • [5] Current conveyor implementation of low-voltage CMOS four quadrant analogue multiplier designed in modified bridged-triode scheme (MBTS)
    Ng, Min Shen
    Jamuar, Sudhanshu Shekhar
    Sidek, Roslina
    Wagiran, Rahman
    CITSA 2007/CCCT 2007: INTERNATIONAL CONFERENCE ON CYBERNETICS AND INFORMATION TECHNOLOGIES, SYSTEMS AND APPLICATIONS : INTERNATIONAL CONFERENCE ON COMPUTING, COMMUNICATIONS AND CONTROL TECHNOLOGIES, VOL III, POST-CONFERENCE ISSUE, PROCEEDINGS, 2007, : 52 - 56
  • [6] Low-Voltage CMOS Four Quadrant Analogue Multiplier Designed in Modified Bridged-Triode Scheme (MBTS) Using Current Conveyors
    Shen, Ng Min
    Jamuar, Sudhanshu Shekhar
    Sidek, Roslina
    Wagiran, Rahman
    ICIAS 2007: INTERNATIONAL CONFERENCE ON INTELLIGENT & ADVANCED SYSTEMS, VOLS 1-3, PROCEEDINGS, 2007, : 1387 - +
  • [7] Analog CMOS four-quadrant multiplier and divider
    Vlassis, S
    Siskos, S
    ISCAS '99: PROCEEDINGS OF THE 1999 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 5: SYSTEMS, POWER ELECTRONICS, AND NEURAL NETWORKS, 1999, : 383 - 386
  • [8] CMOS Fully Differential CMOS Four-Quadrant Analog Multiplier
    Mahmoud, Soliman A.
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 27 - 30
  • [9] Four-quadrant analog multiplier based on CMOS inverters
    Machowski, W.
    Kuta, S.
    Jasielski, J.
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE MIXED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2006, : 290 - +
  • [10] Four-quadrant analog multiplier based on CMOS inverters
    Witold Machowski
    Stanisław Kuta
    Jacek Jasielski
    Analog Integrated Circuits and Signal Processing, 2008, 55 : 249 - 259
12345