Source/Gate Material-Engineered Double Gate TFET for improved RF and linearity performance: a numerical simulation

被引:0
作者
Skanda Shekhar
Jaya Madan
Rishu Chaujar
机构
[1] Delhi Technological University,Microelectronics Research Lab, Department of Applied Physics
[2] Chitkara University,Chitkara University Institute of Engineering and Technology
来源
Applied Physics A | 2018年 / 124卷
关键词
D O I
暂无
中图分类号
学科分类号
摘要
This work seeks to present a comparative analysis of linear and analog/RF performances of a silicon (Si)-source double gate tunnel field effect transistors (DG-TFET), germanium (Ge)-source DG-TFET and Gate Material Engineered germanium (GME-Ge)-source DG-TFET. The objective of this analysis is to probe the viability of the Ge-source-DG-TFET and GME-Ge-source-DG-TFET as possible components of RF/microwave systems vis-à-vis conventional Si-source-DG-TFETs. The Ge-source-DG-TFET has been shown to have superior performance parameters as compared to the Si-source-DG-TFET. It is realized that the GME-Ge-source-DG-TFET preserves the superior performance of the Ge-source-DG-TFET and displays improved device reliability in contrast to the latter. With these ideas in the backdrop, a study of parasitic capacitances, transconductance (gm1) and its higher order coefficients (gm2 and gm3), and signal performance metrics such as VIP2, VIP3, third-order Input Intercept Point (IIP3) and third-order Intermodulation Distortion (IMD3) sheds light on the linear performances of the three devices. Further, the analog/RF performances of the three devices are investigated through analog/RF Figures of Merit (FOM) including current gain, unilateral power gain and maximum available power gain (Gma). This analysis reveals that the GME-Ge-source-DG-TFET is suitable for high-frequency, low-power operation required in modern communication systems.
引用
收藏
相关论文
共 91 条
[1]  
Sekigawa T(1984)Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate Solid-State Electron. 27 827-828
[2]  
Hayashi Y(2010)Device and architecture outlook for beyond CMOS switches Proc. IEEE 98 2169-2184
[3]  
Bernstein K(2004)Complementary tunneling transistor for low power application Solid-State Electron. 48 2281-2286
[4]  
Cavin RK(2000)An analytical solution to a double-gate MOSFET with undoped body IEEE Electron Device Lett. 21 245-247
[5]  
Porod W(2009)Band-to-band tunneling ballistic nanowire FET: Circuit-compatible device modeling and design of ultra-low-power digital circuits and memories IEEE Trans. Electron Devices 56 2193-2201
[6]  
Seabaugh A(2017)Gate drain underlapped-PNIN-GAA-TFET for comprehensively upgraded analog/RF performance Superlattices Microstruct. 102 17-26
[7]  
Welser J(2017)Numerical simulation of N + source pocket PIN-GAA-tunnel FET: impact of interface trap charges and temperature IEEE Trans. Electron Devices 64 1482-1488
[8]  
Wang P-F(2008)Complementary silicon-based heterostructure tunnel-FETs with high tunnel rates IEEE Electron Device Lett. 29 1398-1401
[9]  
Hilsenbeck K(2015)InAs/Si hetero-junction nanotube tunnel transistors Sci Rep 5 9843-4239
[10]  
Nirschl T(2016)Lateral InAs/Si p-type tunnel FETs integrated on Si—part 1: experimental devices IEEE Trans. Electron Devices 63 4233-1500