共 91 条
[1]
Sekigawa T(1984)Calculated threshold-voltage characteristics of an XMOS transistor having an additional bottom gate Solid-State Electron. 27 827-828
[2]
Hayashi Y(2010)Device and architecture outlook for beyond CMOS switches Proc. IEEE 98 2169-2184
[3]
Bernstein K(2004)Complementary tunneling transistor for low power application Solid-State Electron. 48 2281-2286
[4]
Cavin RK(2000)An analytical solution to a double-gate MOSFET with undoped body IEEE Electron Device Lett. 21 245-247
[5]
Porod W(2009)Band-to-band tunneling ballistic nanowire FET: Circuit-compatible device modeling and design of ultra-low-power digital circuits and memories IEEE Trans. Electron Devices 56 2193-2201
[6]
Seabaugh A(2017)Gate drain underlapped-PNIN-GAA-TFET for comprehensively upgraded analog/RF performance Superlattices Microstruct. 102 17-26
[7]
Welser J(2017)Numerical simulation of N + source pocket PIN-GAA-tunnel FET: impact of interface trap charges and temperature IEEE Trans. Electron Devices 64 1482-1488
[8]
Wang P-F(2008)Complementary silicon-based heterostructure tunnel-FETs with high tunnel rates IEEE Electron Device Lett. 29 1398-1401
[9]
Hilsenbeck K(2015)InAs/Si hetero-junction nanotube tunnel transistors Sci Rep 5 9843-4239
[10]
Nirschl T(2016)Lateral InAs/Si p-type tunnel FETs integrated on Si—part 1: experimental devices IEEE Trans. Electron Devices 63 4233-1500