High-Performance Mixed-Mode Universal Min-Max Circuits for Nanotechnology

被引：0
作者：
Mohammad Hossein Moaiyeri
Reza Chavoshisani
Ali Jalali
Keivan Navi
Omid Hashemipour
机构：
[1] Shahid Beheshti University,Faculty of Electrical and Computer Engineering
[2] G.C.,Microelectronics Lab
[3] Shahid Beheshti University,Nanotechnology and Quantum Computing Lab
[4] G.C.,undefined
[5] Shahid Beheshti University,undefined
[6] G.C.,undefined
来源：
Circuits, Systems, and Signal Processing | 2012年 / 31卷
关键词：
Min-Max circuit; Carbon Nanotube Field Effect Transistor (CNFET); Mixed-mode; High-performance; Process variation; Nanotechnology;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
In this paper a low-power, high-speed and high-resolution voltage-mode Min-Max circuit, as well as a new efficient universal structure for determining the minimum and maximum values of the input digital signals, is proposed for nanotechnology. In addition, the proposed designs provide rail-to-rail input and output signals which enhance the performance and the robustness of the circuits. The advantage of the proposed Min-Max circuit is that it is extendable for any arbitrary n-digit and radix-r input numbers. Comprehensive simulation results at CMOS and CNFET technologies demonstrate the low-power and high-performance operation as well as insusceptibility to PVT variations of the proposed structure.
引用
收藏
页码：465 / 488
页数：23
相关论文
共 80 条
  • [1] Abu El-Seoud A.K.(2007)On modelling and characterization of single electron transistor Int. J. Electron. 94 573-585
  • [2] El-Banna M.(1997)Delay and power expressions for a CMOS inverter driving a resistive-capacitive load Analog Integr. Circuits Signal Process. 14 29-39
  • [3] Hakim M.A.(2007)A high-swing, high-speed CMOS WTA using differential flipped voltage followers IEEE Trans. Circuits Syst. II 54 668-672
  • [4] Adler V.(2000)High-speed high-precision Min/Max circuits in CMOS technology Electron. Lett. 36 697-699
  • [5] Friedman E.G.(1998)A CMOS analog winner-take-all network for large-scale applications IEEE Trans. Circuits Syst. I 45 300-304
  • [6] Angulo J.R.(2007)A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part II: Full device model and circuit performance benchmarking IEEE Trans. Electron Devices 54 3195-3205
  • [7] Molinar-Solis J.E.(2007)A compact SPICE model for carbon-nanotube field-effect transistors including nonidealities and its application—Part I: Model of the intrinsic channel region IEEE Trans. Electron Devices 54 3186-3194
  • [8] Gupta Sh.(2010)Low power current-mode binary-tree asynchronous Min/Max circuit Microelectron. J. 41 64-73
  • [9] Carvajal R.G.(2010)Modeling SWCNT bandgap and effective mass variation using a Monte Carlo approach IEEE Trans. Nanotechnol. 9 184-193
  • [10] López-Martín A.J.(1993)Min-net winner-take-all CMOS implementation Electron. Lett. 29 1237-1239
12345678