A parametric hardware fine acceleration/deceleration algorithm and its implementation

被引:2
|
作者
Shuai Ji
Tianliang Hu
Chengrui Zhang
Shuren Sun
机构
[1] Shandong University,School of Mechanical Engineering
[2] Ministry of Education,Key Laboratory of High Efficiency and Clean Mechanical Manufacture (Shandong University)
关键词
Motion control; Acceleration/deceleration; Interpolation; FPGA;
D O I
暂无
中图分类号
学科分类号
摘要
Speed control is a very important factor to machining quality. In order to get high dynamic performance at the time of the machining speed changing, many kinds of algorithm for the acceleration/deceleration control have been proposed. The techniques which employ polynomial functions or digital convolution to generate velocity profile have been widely used and achieved good performance in motion control system. However, the control cycle of all these methods is one interpolation interval at least, and the velocity jump between two adjacent interpolation intervals during the acceleration/deceleration stage cannot be avoided. In this paper, a hardware fine acceleration/deceleration algorithm inside a single interpolation cycle is proposed to make the velocity change smoothly all the time even inside the interpolation interval. Based on this approach, an acceleration/deceleration fine interpolation circuit is designed with Verilog hardware description language and implemented in field programmable gate array. At last, the algorithm is applied in a three-axes motion controller and achieves a better machining performance than the one without this algorithm.
引用
收藏
页码:1109 / 1115
页数:6
相关论文
共 50 条
  • [1] A parametric hardware fine acceleration/deceleration algorithm and its implementation
    Ji, Shuai
    Hu, Tianliang
    Zhang, Chengrui
    Sun, Shuren
    INTERNATIONAL JOURNAL OF ADVANCED MANUFACTURING TECHNOLOGY, 2012, 63 (9-12): : 1109 - 1115
  • [2] A PCA Acceleration Algorithm For WiFi Sensing And Its Hardware Implementation
    Wang, He
    Wang, Qitong
    Huang, Leilei
    Shi, Chunqi
    Zhang, Runxi
    2024 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, ISCAS 2024, 2024,
  • [3] AES hardware implementation in FPGA for algorithm acceleration purpose
    Gielata, Artur
    Russek, Pawel
    Wiatr, Kazimierz
    ICSES 2008 INTERNATIONAL CONFERENCE ON SIGNALS AND ELECTRONIC SYSTEMS, CONFERENCE PROCEEDINGS, 2008, : 137 - 140
  • [4] Hardware Acceleration Implementation of Sparse Coding Algorithm with Spintronic Devices
    Zhang, Deming
    Hou, Yanchun
    Wang, Chengzhi
    Chen, Jie
    Zeng, Lang
    Zhao, Weisheng
    NANOARCH'18: PROCEEDINGS OF THE 14TH IEEE/ACM INTERNATIONAL SYMPOSIUM ON NANOSCALE ARCHITECTURES, 2018, : 79 - 85
  • [5] Hardware Acceleration Implementation of Sparse Coding Algorithm With Spintronic Devices
    Zhang, Deming
    Hou, Yanchun
    Zeng, Lang
    Zhao, Weisheng
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2019, 18 : 518 - 531
  • [6] ADAPTIVE THRESHOLDING ALGORITHM AND ITS HARDWARE IMPLEMENTATION
    YANG, JD
    CHEN, YS
    HSU, WH
    PATTERN RECOGNITION LETTERS, 1994, 15 (02) : 141 - 150
  • [7] PARAMETRIC OPTIMIZATION OF AN ACCELERATION-DECELERATION ARM OF A MANIPULATOR
    PIRUMOV, GY
    SOVIET JOURNAL OF COMPUTER AND SYSTEMS SCIENCES, 1991, 29 (01): : 101 - 108
  • [8] Hardware acceleration design and implementation of color interpolation algorithm based on HLS
    Pan Xiao-ying
    Li Chen-chen
    Wang Hao
    Xue Yu-fengi
    CHINESE JOURNAL OF LIQUID CRYSTALS AND DISPLAYS, 2020, 35 (06) : 595 - 603
  • [9] A Hardware-Oriented IME Algorithm for HEVC and Its Hardware Implementation
    Fan, Yibo
    Huang, Leilei
    Hao, Bei
    Zeng, Xiaoyang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2018, 28 (08) : 2048 - 2057
  • [10] An Intrusion Detection Algorithm and Its Hardware Acceleration for CAN in Vehicles
    Xu H.
    Wu D.
    Lu J.
    Li R.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2023, 60 (12): : 2783 - 2796