Erratum to: A fast VLSI architecture of a hierarchical block matching algorithm for motion estimation

被引：0
|
作者：
Kausik Ghosh
Anindya Sundar Dhar
机构：
[1] Indian Institute of Technology,Department of Electronics and EC Engineering
来源：
Journal of Real-Time Image Processing | 2016年 / 11卷
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：47 / 47
相关论文
共 50 条
  • [1] A fast VLSI architecture of a hierarchical block matching algorithm for motion estimation (vol 11, pg 37, 2016)
    Ghosh, Kausik
    Dhar, Anindya Sundar
    JOURNAL OF REAL-TIME IMAGE PROCESSING, 2016, 11 (01) : 47 - 47
  • [2] VLSI Architecture for Block-Matching Motion Estimation Algorithm
    Hsieh, Chaur-Heh
    Lin, Ting-Pang
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1992, 2 (02) : 169 - 175
  • [3] VLSI architecture for motion estimation using the block-matching algorithm
    Sanz, C
    Garrido, MJ
    Meneses, JM
    EUROPEAN DESIGN & TEST CONFERENCE 1996 - ED&TC 96, PROCEEDINGS, 1996, : 310 - 314
  • [4] An efficient and reconfigurable VLSI architecture for different block matching motion estimation algorithm
    Zhang, XD
    Tsui, CY
    1997 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I - V: VOL I: PLENARY, EXPERT SUMMARIES, SPECIAL, AUDIO, UNDERWATER ACOUSTICS, VLSI; VOL II: SPEECH PROCESSING; VOL III: SPEECH PROCESSING, DIGITAL SIGNAL PROCESSING; VOL IV: MULTIDIMENSIONAL SIGNAL PROCESSING, NEURAL NETWORKS - VOL V: STATISTICAL SIGNAL AND ARRAY PROCESSING, APPLICATIONS, 1997, : 603 - 606
  • [5] An efficient VLSI architecture for block matching motion estimation
    Lee, HY
    Kim, JW
    Ohk, YM
    Lee, KW
    DIGITAL COMPRESSION TECHNOLOGIES AND SYSTEMS FOR VIDEO COMMUNICATIONS, 1996, 2952 : 575 - 581
  • [6] An algorithm and a flexible architecture for fast block-matching motion estimation
    Choi, Jinku
    Togawa, Nozomu
    Yanagisawa, Masao
    Ohtsuki, Tatsuo
    IEICE Transactions on Fundamentals of Electronics, Communications and Computer Sciences, 2002, E85-A (12) : 2603 - 2611
  • [7] An algorithm and a flexible architecture for fast block-matching motion estimation
    Choi, J
    Togawa, N
    Yanagisawa, M
    Ohtsuki, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2002, E85A (12): : 2603 - 2611
  • [8] Flexible VLSI architecture for block-matching motion estimation
    Lee, Han-Kyu
    Nam, Jae-Yeal
    Choi, Jin-Soo
    Ha, Yeong-Ho
    1996, Inst of Electronics, Inf & Commun Engineers of Japan, Tokyo, Japan (E79-D)
  • [9] Flexible VLSI architecture for block-matching motion estimation
    Lee, HK
    Nam, JY
    Choi, JS
    Ha, YH
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 1996, E79D (06) : 752 - 758
  • [10] Global elimination algorithm and architecture design for fast block matching motion estimation
    Huang, YW
    Chien, SY
    Hsieh, BY
    Chen, LG
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2004, 14 (06) : 898 - 907
12345