Performance Analysis of Lossy Coupled Non-uniform On-Chip Interconnects with Skin Effects

被引:0
|
作者
V. Sulochana
Sunil Agrawal
Balwinder Singh
机构
[1] Centre for Development of Advanced Computing,ACS Division
[2] Panjab University,Department of ECE, University Institute of Engineering and Technology
关键词
Skin effect; Finite-difference time-domain (FDTD); Non-uniform on-chip interconnects; Crosstalk; Complementary metal–oxide–semiconductor (CMOS);
D O I
暂无
中图分类号
学科分类号
摘要
This paper presents an accurate numerical model to evaluate the propagation delay and crosstalk noise of high-speed on-chip interconnects. The structure of on-chip interconnect is considered as non-uniform, including the skin effects. The lossy coupled non-uniform interconnects are modelled by finite-difference time-domain technique. For accurate performance analysis, nonlinear complementary metal–oxide–semiconductor is used to drive the interconnect lines. The nonlinear effects are also incorporated in the proposed model using the improved alpha power law model. The propagation delay and peak noise voltage on the victim line in dynamic and functional switching conditions are analysed and validated with Hailey simulation program with integrated circuit (HSPICE) simulations. The proposed model accuracy and computational efficiency are compared with HSPICE simulations for different cases. The comparison results show that the average error is less than 0.6% while estimating the peak noise voltage using HSPICE. Moreover, the proposed model shows a 75.2% reduction in average CPU runtime compared with HSPICE simulations. Therefore, the proposed model is fast and accurate in predicting the crosstalk-induced performance analysis of lossy coupled non-uniform interconnects at high frequencies.
引用
收藏
页码:1413 / 1431
页数:18
相关论文
共 50 条
  • [21] Thermal sensitivity analysis of on-chip interconnects
    Fu, Guang-Cao
    Tang, Min
    Lu, Jia-Qing
    Mao, Jun-Fa
    ELECTRONICS LETTERS, 2014, 50 (11) : 797 - 798
  • [22] An efficient analytical model of coupled on-chip RLC interconnects
    Yin, L
    He, L
    PROCEEDINGS OF THE ASP-DAC 2001: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2001, 2001, : 385 - 390
  • [23] Frequency Domain Analysis of Lossy and Non-Uniform Twisted Wire pair
    Sun, Yaxiu
    Wang, Jianli
    Song, Wenliang
    Xue, Rui
    IEEE ACCESS, 2019, 7 : 52640 - 52649
  • [24] The use of grounded lines in non-uniform interconnects
    Amirhosseini, MK
    Cheldavi, A
    JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS, 2004, 18 (05) : 637 - 647
  • [25] Delay model for dynamically switching coupled on-chip interconnects
    Sharma, Devendra Kumar
    Kaushik, Brajesh Kumar
    Sharma, R. K.
    JOURNAL OF ENGINEERING DESIGN AND TECHNOLOGY, 2014, 12 (03) : 364 - 373
  • [26] Waveguide coupled CMOS photodetector for on-chip optical interconnects
    Raza, AM
    Yuan, GW
    Thangaraj, C
    Chen, T
    Lear, KL
    PHOTONIC DEVICES AND ALGORITHMS FOR COMPUTING VI, 2004, 5556 : 27 - 33
  • [27] On timing and power consumption in inductively coupled on-chip interconnects
    Murgan, T
    Ortiz, AG
    Schlachta, C
    Zimmer, H
    Petrov, M
    Glesner, M
    INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 819 - 828
  • [28] Decoupled Victim Model for the Analysis of Crosstalk Noise between On-chip Coupled Interconnects
    Palit, Ajoy K.
    Hasan, Shehzad
    Anheier, Walter
    2009 11TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2009), 2009, : 697 - 701
  • [29] Analysis of on-chip inductance effects using a novel performance optimization methodology for distributed RLC interconnects
    Banerjee, K
    Mehrotra, A
    38TH DESIGN AUTOMATION CONFERENCE PROCEEDINGS 2001, 2001, : 798 - 803
  • [30] Boundary Element Computation of Line Parameters of On-chip Interconnects on Lossy Silicon Substrate
    Li, Dongwei
    Di Rienzo, Luca
    APPLIED COMPUTATIONAL ELECTROMAGNETICS SOCIETY JOURNAL, 2011, 26 (09): : 716 - 722