Design of an integrated single-input dual-output 3-switch buck converter based on sliding mode control

被引:0
作者
Miguel Angel Rojas-González
Joselyn Torres
Pavan Kumar
Edgar Sánchez-Sinencio
机构
[1] Texas A&M University,
[2] Intel Labs,undefined
[3] Intel Corporation,undefined
来源
Analog Integrated Circuits and Signal Processing | 2013年 / 76卷
关键词
Buck converter; Switching regulator; DC–DC converter; Multiple output converter; Sliding mode control;
D O I
暂无
中图分类号
学科分类号
摘要
This paper presents the design, implementation, and testing of a proof-of-concept monolithic single-input dual-output buck converter. The proposed architecture implements an analog hysteretic controller. This avoids the use of extra circuitry to generate a dedicated reference carrier signal to create the pulse-width modulated waveform, thus saving area, and reducing static power consumption. Furthermore, the proposed topology implements only three switches (instead of four switches in conventional solutions), and can save additional silicon area with proper design of the power switches in the voltage regulator. The IC prototype was fabricated in standard 0.5 μm CMOS technology (VTHN = 0.78 V, VTHP = −0.93 V), operates with a single voltage supply of 1.8 V, generates 1.2 and 0.9 V output-voltage levels, and supplies a maximum total current of 200 mA (100 mA provided by each output), reaching up to 88 % efficiency.
引用
收藏
页码:307 / 319
页数:12
相关论文
共 29 条
[1]  
Chakraborty S.(2006)A novel converter topology for multiple individually regulated outputs IEEE Transactions on Power Electronics 21 361-369
[2]  
Jain A.K.(2003)Methods for minimizing dynamic power consumption in synchronous designs with multiple supply voltages IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems 22 346-351
[3]  
Mohan N.(1997)Energy minimization using multiple supply voltages IEEE Transactions on Very Large Scale Integration (VLSI) Systems 5 436-443
[4]  
Chabini N.(1998)Automated low-power technique exploiting multiple supply voltages applied to a media processor IEEE Journal of Solid-State Circuits 33 463-472
[5]  
Chabini I.(2000)High-efficiency multiple-output DC–DC conversion for low-voltage systems IEEE Transactions on Very Large Scale Integration (VLSI) Systems 8 252-263
[6]  
Aboulhamid E.M.(2007)Design of a class D audio amplifier IC using sliding mode control and negative feedback IEEE Transactions on Consumer Electronics 53 609-617
[7]  
Savaria Y.(2009)Low-power high-efficiency class D audio power amplifiers IEEE Journal of Solid-State Circuits 44 3272-3284
[8]  
Chang J.(2005)On the practical design of a sliding mode voltage controlled buck converter IEEE Transaction on Power Electronics 20 425-437
[9]  
Pedram M.(1999)A 1.5 V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter IEEE Jornal of Solid-State-Circuits 34 599-606
[10]  
Usami K.(undefined)undefined undefined undefined undefined-undefined