High-level power estimation techniques in embedded systems hardware: an overview

被引：0
作者：
Majdi Richa
Jean-Christophe Prévotet
Mickaël Dardaillon
Mohamad Mroué
Abed Ellatif Samhat
机构：
[1] Univ Rennes,
[2] INSA Rennes,undefined
[3] CNRS,undefined
[4] IETR - UMR 6164,undefined
[5] Lebanese University,undefined
[6] FoE,undefined
[7] CRSI,undefined
来源：
The Journal of Supercomputing | 2023年 / 79卷
关键词：
High-Level; Power consumption; Power estimation; Learning-based; Simulation-based; Measurement-based;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Power optimization has become a major concern for most digital hardware designers, particularly in early design phases and especially in limited power budget systems (battery-operated hand-held devices, electro-optical pluggable modules, IoT and green energy systems, etc.). Subsequently, early power consumption estimation at design time is crucial for power optimization. The aim of this paper is to present an overview of high-level power estimation techniques currently available along with a comprehensive comparison between different methodologies and their applications on estimated models. When high speed and high performance are key features of a specific embedded system, increase in energy consumption becomes the main hurdle to be tackled while keeping speed/performance v/s power consumption trade-off at a minimum. This paper provides designers, interested in power consumption modeling, with knowledge on how to select best power estimation techniques applied to designated target models.
引用
收藏
页码：3771 / 3790
页数：19
相关论文
共 51 条
[1]  
Arpinen T(2012)MARTE profile extension for modeling dynamic power management of embedded systems J Syst Archit 58 209-219
[2]  
Salminen E(2011)High-level synthesis for FPGAs: From prototyping to deployment IEEE Trans Comput Aided Des Integr Circ Syst 30 473-491
[3]  
Hämäläinen TD(2018)Learning-based, fine-grain power modeling of system-level hardware IPs ACM Trans Des Autom Electr Syst 23 1-25
[4]  
Hännikäinen M(2005)Power modeling and characteristics of field programmable gate arrays IEEE Trans Comput Aided Des Integr Circ Syst 24 1-13
[5]  
Cong J(2020)RTL to transistor level power modelling and estimation techniques for FPGA and ASIC : a survey IEEE TCAD Circ Syst 40 479-493
[6]  
Liu B(2020)NeuPow: a CAD methodology for high-level power estimation based on machine learning ACM Trans Des Autom Electr Syst 25 1-29
[7]  
Neuendorffer S(2016)Energy estimation in SystemC with Powersim Integr VLSI J 55 118-128
[8]  
Noguera J(2020)Unified power modeling design for various raspberry pi generations analyzing different statistical methods Commun Comput Inform Sci 11 13-16
[9]  
Vissers K(2012)A high-level power model for MPSoC on FPGA IEEE Comput Archit Lett 2006 151-154
[10]  
Zhang Z(2006)Modelling macromodules for high-level dynamic power estimation of FPGA-based digital designs Proc Int Symp Low Power Electr Des 7 1-20
123456