A novel deep gate power MOSFET in partial SOI technology for achieving high breakdown voltage and low lattice temperature

被引：0
作者：
Amir Gavoshani
Ali A. Orouji
机构：
[1] Semnan University,Electrical and Computer Engineering Department
来源：
Journal of Computational Electronics | 2021年 / 20卷
关键词：
Index terms-LDMOS; Partial SOI; Breakdown voltage; Deep gate; Lattice temperature; Specific on-resistance; Power MOSFET;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
We propose a novel deep gate lateral double diffused metal-oxide-semiconductor (LDMOS) field-effect transistor in partial silicon-on-insulator (PSOI) technology for achieving high breakdown voltage and reduced power dissipation. In the proposed device, an N+ well is inserted in the buried oxide under the drain region. By optimizing the N+ well and the lateral distance between the buried oxide and the left side of the device, the electric field is modified. Therefore, the breakdown voltage improves. Also, the PSOI technology used in the proposed structure has a significant effect on reducing the lattice temperature. Our simulation results show that the proposed structure improves the breakdown voltage by about 67.5% and reduces the specific on-resistance by about 20% in comparison with a conventional LDMOS.
引用
收藏
页码：1513 / 1519
页数：6
相关论文
共 63 条
[1]  
Dong Z(2018)Novel LDMOS optimizing lateral and vertical electric field to improve breakdown voltage by multi-ring technology IEEE Electron. Device Lett. 39 1358-1361
[2]  
Duan B(2017)Controlled kink effect in a novel high-voltage ldmos transistor by creating local minimum in energy band diagram IEEE Trans. Electron. Device 64 4213-4218
[3]  
Fu C(2020)Improvement the breakdown voltage and the on-resistance in the LDMOSFET: double buried metal layers structure Silicon 8 711-715
[4]  
Guo H(2020)Channel length optimization for planar ldmos field-effect transistors for low-voltage IEEE J. Electron. Dev. Soc. 17 230-237
[5]  
Cao Z(2017)An impressive structure containing triple trenches for RF power performance (TT-SOI-MESFET) J. Comput. Electron. 98 492-503
[6]  
Yang Y(2016)Superlattices and microstructures symmetrical SOI MESFET with a dual cavity region (DCR-SOI MESFET) to promote high-voltage and radio-frequency performances Superlattices Microstruct. 60 60-65
[7]  
Mehrad M(2017)Creation of a new high voltage device with capable of enhancing driving current and breakdown voltage Mater Sci Semicond Process 85 872-879
[8]  
Zareiee M(2015)A novel partial SOI LDMOSFET with periodic buried oxide for breakdown voltage and self heating effect enhancement Superlattices Microstruct. 12 975-986
[9]  
Orouji AA(2020)Reduction in self-heating effect of SOI MOSFETs by three vertical 4H-SiC layers in the BOX Silicon 16 666-675
[10]  
Member S(2017)New technique to extend the vertical depletion region at SOI-LDMOSFETs J. Comput. Electron. 35 287-289
1234567