共 137 条
[1]
Lu YN(2020)Architecture, challenges and applications of dynamic reconfigurable computing J Semicond 40 021401-146743
[2]
Liu LB(2020)A survey on coarse-grained reconfigurable architectures from a performance perspective IEEE Access 8 146719-418
[3]
Zhu JF(2018)Iterative search for reconfigurable accelerator blocks with a compiler in the loop J Semicond 38 407-886
[4]
Yin SY(2023)A reschedulable dataflow-SIMD execution for increased utilization in CGRA cross-domain acceleration IEEE Trans Comput-Aided Des Integr Circuits Syst 42 874-735
[5]
Wei SJ(2021)Efficient scheduling mapping algorithm for row parallel coarse-grained reconfigurable architecture Tsinghua Sci Technol 26 724-3399
[6]
Podobas A(2021)Specializing CGRAs for light-weight convolutional neural networks IEEE Trans Comput-Aided Des Integr Circuits Syst 41 3387-1268
[7]
Sano K(2020)Area and power-efficient variable-sized DCT architecture for HEVC using Muxed-MCM problem IEEE Trans Circuits Syst I-Regul Pap 68 1259-13883
[8]
Matsuoka S(2022)Early termination of CU partition based on boosting neural network for 3D-HEVC inter-coding IEEE Access 10 13870-339
[9]
Willsey M(2020)Efficient approximate core transform and its reconfigurable architectures for HEVC J Real-Time Image Process 17 329-535
[10]
Lee VT(2022)Energy-efficient system-on-chip reconfigurable architecture design for sum of absolute difference computation in motion estimation process of H. 265/HEVC video encoding Concurr Comput-Pract Exp 34 e5461-475