RMSRM: real-time monitoring-based self-reconfiguration mechanism in reconfigurable PE array

被引:0
作者
Kun Yang
Lin Jiang
Rui Shan
Kangle Li
Xinyue Cui
机构
[1] Xi’an University of Science and Technology,School of Safety Science and Engineering
[2] Xi’an University of Science and Technology,Integrated Circuit Design Laboratory
[3] Xi’an University of Posts and Telecommunications,School of Electronic Engineering
来源
The Journal of Supercomputing | 2024年 / 80卷
关键词
Dynamic real-time reconfiguration; Self-reconfiguration mechanism; Real-time monitoring; Programmable controller; Dynamic scheduling;
D O I
暂无
中图分类号
学科分类号
摘要
Modern applications need to flexibly adjust the processing process according to the different environments and real-time processing, thus putting forward higher requirements for the reconfiguration performance of coarse-grained reconfigurable architecture (CGRA). Traditional dynamic reconfiguration requires constant configuration of the processor by the host computer. Still, this reconfiguration method severely restricts switching different tasks, making it difficult to achieve dynamic real-time reconfiguration and limiting performance improvement. This paper presents a real-time monitoring-based self-reconfiguration mechanism (RMSRM) based on the implementation of CGRA. This mechanism improves the reconfiguration performance by monitoring the execution process of the array in real-time through a programmable controller on the basis of the homogeneous processing element (PE) array and dynamic scheduling of PE array resources according to different application requirements. The proposed RMSRM is capable of feeding array execution state information to the programmable controller within 1 clock cycle, switching configurations between different tasks within 10 clock cycles, and shutting down the unnecessary PE/PEs according to the current configuration. To verify the correctness and efficiency, we model hardware with synthesizable RTL coding and implement it on FPGA and a chip. The experimental results show that RMSRM can effectively reduce the reconfiguration overhead compared with traditional reconfiguration methods. The volume of bits in the configuration file has decreased by an average of 39.37%, and the reconfiguration time has decreased by an average of 43.57%. Based on the SMIC 55nm process, the operating frequency can reach 320 MHz. Meanwhile, the resource consumption is 80506 logic gates, the chip area is 12 mm2\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$^2$$\end{document}, and the energy efficiency is 312 GOPS/W.
引用
收藏
页码:7071 / 7101
页数:30
相关论文
共 137 条
[1]  
Lu YN(2020)Architecture, challenges and applications of dynamic reconfigurable computing J Semicond 40 021401-146743
[2]  
Liu LB(2020)A survey on coarse-grained reconfigurable architectures from a performance perspective IEEE Access 8 146719-418
[3]  
Zhu JF(2018)Iterative search for reconfigurable accelerator blocks with a compiler in the loop J Semicond 38 407-886
[4]  
Yin SY(2023)A reschedulable dataflow-SIMD execution for increased utilization in CGRA cross-domain acceleration IEEE Trans Comput-Aided Des Integr Circuits Syst 42 874-735
[5]  
Wei SJ(2021)Efficient scheduling mapping algorithm for row parallel coarse-grained reconfigurable architecture Tsinghua Sci Technol 26 724-3399
[6]  
Podobas A(2021)Specializing CGRAs for light-weight convolutional neural networks IEEE Trans Comput-Aided Des Integr Circuits Syst 41 3387-1268
[7]  
Sano K(2020)Area and power-efficient variable-sized DCT architecture for HEVC using Muxed-MCM problem IEEE Trans Circuits Syst I-Regul Pap 68 1259-13883
[8]  
Matsuoka S(2022)Early termination of CU partition based on boosting neural network for 3D-HEVC inter-coding IEEE Access 10 13870-339
[9]  
Willsey M(2020)Efficient approximate core transform and its reconfigurable architectures for HEVC J Real-Time Image Process 17 329-535
[10]  
Lee VT(2022)Energy-efficient system-on-chip reconfigurable architecture design for sum of absolute difference computation in motion estimation process of H. 265/HEVC video encoding Concurr Comput-Pract Exp 34 e5461-475