An ultra-low power high-precision logarithmic-curvature compensated all-CMOS voltage reference in 65 nm CMOS

被引:0
作者
Tayebeh Ghanavati Nejad
Ebrahim Farshidi
Henrik Sjöland
Abdolnabi Kosarian
机构
[1] Shahid Chamran University of Ahvaz,Department of Electrical Engineering
[2] Lund University,Department of Electrical and Information Technology
来源
Analog Integrated Circuits and Signal Processing | 2021年 / 107卷
关键词
Voltage reference; All-CMOS; Curvature-compensation; TC; PSRR; Low power; Low voltage; Low noise;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, a low-complexity resistorless high-precision sub-1 V MOSFET-only voltage reference is presented. To obtain an accurate output, a curvature-compensation technique is used, canceling its logarithmic temperature dependence regardless of the value of the mobility temperature exponent (γ)\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$(\gamma )$$\end{document}. The circuit is realized in 65 nm CMOS technology and yields an output voltage of 574 mV, a temperature coefficient of 3.5 ppm∘C\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$\frac{{{\text{ppm}}}}{{^\circ {\text{C}}}}$$\end{document} in the range of − 50 to 150 °C, a power supply rejection ratio (PSRR) of − 103 dB at 100 Hz, a line sensitivity of 6μVV\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$$6\,\frac{{\upmu {\text{V}}}}{{\text{V}}}$$\end{document} in the supply voltage range of 1.3–3 V, a power dissipation of 650nW at 1.3 V supply, and an output noise of 1.7 μV/Hz\documentclass[12pt]{minimal} \usepackage{amsmath} \usepackage{wasysym} \usepackage{amsfonts} \usepackage{amssymb} \usepackage{amsbsy} \usepackage{mathrsfs} \usepackage{upgreek} \setlength{\oddsidemargin}{-69pt} \begin{document}$${\mu V}/\sqrt {{\text{Hz}}}$$\end{document} at 100 Hz. The total active area of the design is 0.03 mm2. This voltage reference is suitable for low-power low-voltage applications which also require high precision.
引用
收藏
页码:319 / 330
页数:11
相关论文
共 66 条
[1]  
Ueno K(2007)CMOS smart sensor for monitoring the quality of perishables IEEE Journal of Solid-State Circuits 42 798-803
[2]  
Hirose T(1997)CMOS current reference without resistance IEEE Journal of Solid-State Circuits 32 1132-42
[3]  
Asai T(2015)Design and implementation of a micro-power CMOS voltage reference circuit based on thermal compensation of VGS Microelectronics Journal 46 36-41
[4]  
Amemiya Y(2006)A 950-MHz rectifier circuit for sensor network tags with 10-m distance IEEE Journal of Solid-State Circuits 41 35-7
[5]  
Oguey HJ(1971)New developments in IC voltage regulators IEEE Journal of Solid-State Circuits 6 2-564
[6]  
Aebischer D(2003)A 2-V 23- A 5.3-ppm C curvature-compensated CMOS bandgap voltage reference IEEE Journal of Solid-State Circuits 38 561-581
[7]  
Chouhan SS(2012)A novel wide-temperature-range, 3.9 ppm C CMOS bandgap reference circuit IEEE Journal of Solid-State Circuits 47 574-1122
[8]  
Halonen KAI(2011)A 1.2-V piecewise curvature-corrected bandgap reference in 0.5 m CMOS process IEEE Transactions on Very Large Scale Integration (VLSI) Systems 19 1118-1081
[9]  
Umeda T(2001)Curvature-compensated BiCMOS bandgap with 1-V supply voltage IEEE Journal of Solid- State Circuits 36 1076-684
[10]  
Yoshida H(2012)A 16-V 25- A 5-ppm C curvature-compensated bandgap reference IEEE Transactions on Circuits and Systems I: Regular Papers 59 677-1061