共 39 条
[1]
Kung H.T., Leiserson C.E., "Systolic Arrays for VLSI," In: Proc. Sparse Matrix Symp.
[2]
Kunq H.T., "Why Systolic Architectures?" Computer
[3]
Kung S.Y., H. I. Whitehouse, and T. Kailath (Eds.), VLSI and Modern Signal Processing, Prentice-Hall. Englewood Cliffs, NJ (1985).
[4]
Uhlman D., Computational Aspects of VLSI [Russian Translation]. Radio i Svyaz', Moscow (1990).
[5]
Faddeev D.K., Faddeeva V.N., Computational Methods of Linear Algebra [in Russian]
[6]
Vajtersic M., "Matrix Multiplication Algorithms for Matrices of Size N
[7]
Bjorstad P., F. Manne, T. Sorevik et Al., "Efficient Matrix Multiplication on SIMD Computers," SIAM J. Matrix Anal. Appl.
[8]
Bailey D.H., "Extra High Speed Matrix Multiplication on the Cray-2," SIAM J. Sci. Statist. Comput.
[9]
Dafaux F., Kunt M., "Matrix Multiplication on An Associative String Processor," In: P. Quinten and Y. Robert (Eds.). Algorithm and Parallel VLSI Architecture, Elsevier, Amsterdam (1992), Pp.
[10]
Kak S., "A Two-layered Mesh Array for Matrix Multiplication." Parallel Comput.