A time-domain noise-coupling technique for continuous-time sigma-delta modulators

被引:0
作者
Hossein Pakniat
Mohammad Yavari
机构
[1] Amirkabir University of Technology,Integrated Circuits Design Laboratory, Department of Electrical Engineering
来源
Analog Integrated Circuits and Signal Processing | 2014年 / 78卷
关键词
Noise-coupling; Continuous-time sigma-delta modulators; Time-mode signal processing; Pulse width modulation; Time-mode quantization;
D O I
暂无
中图分类号
学科分类号
摘要
In this paper, a time-domain noise-coupling technique based on the pulse width modulation is proposed. The time-domain quantization error is digitally extracted and shaped by an asynchronous digital filter. This digitally filtered quantization error is applied to the quantizer input to increase the modulator’s noise-shaping order. By using this technique in continuous-time sigma-delta modulators, the modulator’s shaping property is significantly enhanced. Comparative analytical calculations and simulation results are presented to estimate the performance of modulators employing the proposed quantizer. System-level simulation results reveal a (L + 2)th order noise-shaping capability of the proposed modulator while it employs only L analog integrators. The effects of main circuit non-idealities in the modulator’s performance are analytically investigated and confirmed by the simulation results.
引用
收藏
页码:439 / 452
页数:13
相关论文
共 83 条
  • [1] Tsividis Y(2003)Continuous-time digital signal processing Electronics Letters 39 1551-1552
  • [2] Dhanasekaran V(2011)A continuous time multi-bit ΣΔ ADC using time domain quantizer and feedback elements IEEE Journal of Solid-State Circuits 46 639-650
  • [3] Gambhir M(2011)A 0.8 ps DNL time-to-digital converter with 250 MHz event rate in 65 nm CMOS for time-mode-based Σ∆ modulator IEEE Journal of Solid-State Circuits 46 2084-2095
  • [4] Elsayed MM(2011)A 7 mW 20 MHz BW time-encoding oversampling converter implemented in a 0.08 mm 65 nm CMOS Circuit IEEE Journal of Solid-State Circuits 46 1562-1574
  • [5] Sánchez-Sinencio E(2008)Continuous-time sigma-delta modulator with an embedded pulse width modulation IEEE Transactions on Circuits and Systems I 55 775-785
  • [6] Silva-Martinez J(2011)A 5-MHz 11-bit self-oscillating ΣΔ modulator with a delay-based phase shifter in 0.025 mm IEEE Journal of Solid-State Circuits 46 1919-1927
  • [7] Mishra C(2012)A selectable-bandwidth 3.5 mW. 0.03 mm Analog Integrated Circuits and Signal Processing 72 55-63
  • [8] Chen L(2008), self-oscillating sigma delta modulator with 71 dB dynamic rang at 5 MHz and 65 dB at 10 MHz bandwidth IEEE Journal of Solid-State Circuits 43 805-814
  • [9] Pankratz EJ(2009)12-Bit, 10-MHz bandwidth, continuous-time ΣΔ ADC with a 5-bit, 950-MS/s VCO-based quantizer IEEE Journal of Solid-State Circuits 44 3344-3358
  • [10] Elsayed MM(2012)A 78 dB SNDR 87 mW 20 MHz bandwidth continuous-time ΣΔ ADC with VCO-based integrator and quantizer implemented in 0.13 μm CMOS IEEE Journal of Solid-State Circuits 47 2916-2927