Inversion charge linearization in MOSFET modeling and rigorous derivation of the EKV compact model

被引:95
作者
Sallese, JM [1 ]
Bucher, M
Krummenacher, F
Fazan, P
机构
[1] Swiss Fed Inst Technol, EPFL, Elect Lab, ELB Ecublens, CH-1015 Lausanne, Switzerland
[2] Natl Tech Univ Athens, Athens, Greece
关键词
MOSFET; EKV; surface potential; inversion charge; linearization; normalization;
D O I
10.1016/S0038-1101(02)00336-2
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
In this paper, the implications of inversion charge linearization in compact MOS transistor modeling are discussed. The charge-sheet model provides the basic relation among inversion charge and applied potentials, via the implicit surface potential. A rigorous derivation of simpler relations among inversion charge and applied external potentials is provided, using the technique of inversion charge linearization versus surface potential. The new concept of the pinch-off surface potential and a new definition of the inversion charge linearization factor are introduced. In particular, we show that the EKV charge-based model can be considered as an approximation to the more general approach presented here. An improvement to the EKV charge-based model is proposed in the form of a more accurate charge-voltage relationship. This model is analyzed in detail and shows an excellent agreement with the charge sheet model. The normalization of voltages, current and charges, as motivated by the inversion charge linearization, results in a major simplification in compact modeling in static as well as non-quasi-static derivations. (C) 2002 Elsevier Science Ltd. All rights reserved.
引用
收藏
页码:677 / 683
页数:7
相关论文
共 30 条
[21]  
KRUMMENACHER F, COMMUNICATION
[22]   Modelling and characterization of non-uniform substrate doping [J].
Lallement, C ;
Bucher, M ;
Enz, C .
SOLID-STATE ELECTRONICS, 1997, 41 (12) :1857-1861
[23]  
MAHER MA, 1987, ADV RES VLSI
[24]   Unified complete MOSFET model for analysis of digital and analog circuits [J].
MiuraMattausch, M ;
Feldmann, U ;
Rahm, A ;
Bollu, M .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 1996, 15 (01) :1-7
[25]   A compact non-quasi-static extension of a charge-based MOS model [J].
Porret, AS ;
Sallese, JM ;
Enz, CC .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2001, 48 (08) :1647-1654
[26]   A novel approach to charge-based non-quasi-static model of the MOS transistor valid in all modes of operation [J].
Sallese, JM ;
Porret, AS .
SOLID-STATE ELECTRONICS, 2000, 44 (06) :887-894
[27]   Improved analytical modeling of polysilicon depletion in MOSFETs for circuit simulation [J].
Sallese, JM ;
Bucher, M ;
Lallement, C .
SOLID-STATE ELECTRONICS, 2000, 44 (06) :905-912
[28]  
SALLESE JM, 2001, P 8 INT C MIX SIGN D
[29]  
Tsividis Y., 2011, OPERATION MODELING M
[30]   An explicit surface-potential-based MOSFET model for circuit simulation [J].
van Langevelde, R ;
Klaassen, FM .
SOLID-STATE ELECTRONICS, 2000, 44 (03) :409-418