Performance of the time-delay digital tanlock loop as PM demodulator in Gaussian noise

被引:0
|
作者
Hussain, Zahir M. [1 ]
机构
[1] RMIT, Sch Elect & Comp Engn, Melbourne, Vic 3000, Australia
关键词
D O I
暂无
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In a previous work we proposed a phase-lock structure called the time-delay digital tanlock loop (TDTL). This digital phase-locked loop (DPLL) performs nonuniform sampling and utilizes a constant time-delay unit instead of the constant 90-degrees phase-shifter used in conventional tanlock structures. The TDTL reduces the complexity of implementation and avoids many of the practical problems associated with the analog or digital Hilbert transformer, while it preserves the most important features of the conventional DTL (CDTL). In this paper we investigate the performance of the TDTL in demodulating phase- and frequency-modulated signals in the presence of additive Gaussian noise.
引用
收藏
页码:415 / 420
页数:6
相关论文
共 50 条
  • [1] The time-delay digital tanlock loop: performance analysis in additive Gaussian noise
    Hussain, ZM
    Boashash, B
    JOURNAL OF THE FRANKLIN INSTITUTE-ENGINEERING AND APPLIED MATHEMATICS, 2002, 339 (01): : 43 - 60
  • [2] A time-delay digital tanlock loop
    Hussain, ZM
    Boashash, B
    Hassan-Ali, M
    Al-Araji, SR
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2001, 49 (08) : 1808 - 1815
  • [3] BIFURCATION, CHAOS AND THEIR CONTROL IN A TIME-DELAY DIGITAL TANLOCK LOOP
    Banerjee, Tanmoy
    Paul, Bishwajit
    Sarkar, B. C.
    INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2013, 23 (08):
  • [4] Performance evaluation of the time delay digital tanlock loop architectures
    Al-Ali, Omar Al-Kharji
    Anani, Nader
    Al-Qutayri, Mahmoud
    Al-Araji, Saleh
    Ponnapalli, Prasad
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2016, 103 (01) : 88 - 112
  • [5] Convergence behavior of the first-order time-delay digital tanlock loop
    Hussain, ZM
    IEEE COMMUNICATIONS LETTERS, 2002, 6 (07) : 291 - 293
  • [6] Initialization for time delay digital tanlock loop
    Al-Ali, Omar Al-kharji
    Al-Qutayri, Mahmoud
    Al-Araji, Saleh
    Anani, Nader
    2015 INTERNATIONAL CONFERENCE ON INFORMATION AND COMMUNICATION TECHNOLOGY RESEARCH (ICTRC), 2015, : 108 - 111
  • [7] Implementation of reconfigurable time delay digital tanlock loop
    Al-Qutayri, MA
    Al-Araji, SR
    Al-Moosa, NI
    Smart Structures, Devices, and Systems II, Pt 1 and 2, 2005, 5649 : 110 - 117
  • [8] Digital tanlock loop architecture with no delay
    Al-Ali, Omar Al-Kharji
    Anani, Nader
    Al-Araji, Saleh
    Al-Qutayri, Mahmoud
    Ponnapalli, Prasad
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2012, 99 (02) : 179 - 195
  • [9] Fast acquisition digital tanlock loop with adaptive time delay
    Al-Moosa, N
    Al-Araji, S
    Al-Qutayri, M
    TENCON 2004 - 2004 IEEE REGION 10 CONFERENCE, VOLS A-D, PROCEEDINGS: ANALOG AND DIGITAL TECHNIQUES IN ELECTRICAL ENGINEERING, 2004, : A629 - A632
  • [10] Improved first-order time-delay tanlock loop architectures
    Al-Qutayri, Mahmoud A.
    Al-Araji, Saleh R.
    Al-Moosa, Nawaf I.
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2006, 53 (09) : 1896 - 1908