Impact of soft and hard breakdown on analog and digital circuits

被引：21
|
作者：
Avellán, A [1 ]
Krautschneider, WH [1 ]
机构：
[1] Tech Univ Hamburg, Inst Mikroelekt, D-21071 Hamburg, Germany
来源：
IEEE TRANSACTIONS ON DEVICE AND MATERIALS RELIABILITY | 2004年 / 4卷 / 04期
关键词：
analog circuits; dielectric breakdown; digital circuits; modeling; MOSFETs;
D O I：
10.1109/TDMR.2004.836729
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
The influence of gate oxide breakdown of one MOS transistor on the functionality of simple analog and digital circuits is studied. The main changes in, the transistor behavior such as the additional gate current as well as transconductance and threshold voltage degradation are pointed out and their respective impact on circuit characteristics is analyzed. With this approach, it is possible to identify critical transistors during the, design stage and implement appropriate countermeasures. Depending on the application, some circuits may be, functional even after breakdown of one of their transistors.
引用
收藏
页码：676 / 680
页数：5
相关论文
共 50 条
  • [31] Impact of progressive oxide soft breakdown on metal oxide semiconductor parameters: Experiment and modeling
    Gerrer, L.
    Ribes, G.
    Ghibaudo, G.
    Jomaah, J.
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2009, 27 (01): : 448 - 452
  • [32] Constraints generation for analog circuits layout
    Hao, QS
    Chen, S
    Hong, XL
    Su, Y
    Dong, SQ
    Qu, ZY
    2004 INTERNATIONAL CONFERENCE ON COMMUNICATION, CIRCUITS, AND SYSTEMS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEMS - VOL 2: SIGNAL PROCESSING, CIRCUITS AND SYSTEMS, 2004, : 1334 - 1338
  • [33] Diagnostics of Incipient Faults in Analog Circuits
    Li Min
    Long Bing
    Xian Weiming
    Wang Houjun
    PROCEEDINGS OF 2013 IEEE 11TH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS (ICEMI), 2013, : 833 - 838
  • [34] Digital circuits emulator
    de Ojeda, LJAR
    PROGRAMMABLE DEVICES AND SYSTEMS 2001, 2002, : 199 - 202
  • [35] Understanding Distance-Dependent Variations for Analog Circuits in a FinFET Technology
    Madhusudan, Meghna
    Poojary, Jitesh
    Sharma, Arvind K.
    Ramprasath, S.
    Kunal, Kishor
    Sapatnekar, Sachin S.
    Harjani, Ramesh
    IEEE 53RD EUROPEAN SOLID-STATE DEVICE RESEARCH CONFERENCE, ESSDERC 2023, 2023, : 69 - 72
  • [36] Frequency response verification of analog circuits using global optimization techniques
    Seshadri, S
    Abraham, JA
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2001, 17 (05): : 395 - 408
  • [37] Frequency Response Verification of Analog Circuits Using Global Optimization Techniques
    Suresh Seshadri
    Jacob A. Abraham
    Journal of Electronic Testing, 2001, 17 : 395 - 408
  • [38] Time-mode circuits for analog computation
    Ravinuthula, Vishnu
    Garg, Vaibhav
    Harris, John G.
    Fortes, Jose A. B.
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2009, 37 (05) : 631 - 659
  • [39] A Neural Network Diagnosis Approach for Analog Circuits
    Alessandra Fanni
    Alessandro Giua
    Michele Marchesi
    Augusto Montisci
    Applied Intelligence, 1999, 11 : 169 - 186
  • [40] Robust Fault Diagnosis of Analog Circuits with Tolerances
    Ying Deng1
    湖南大学学报(自然科学版), 2000, (S2) : 133 - 138
12345