Path Feasibility Analysis of BPEL Processes under Dead Path Elimination Semantics

被引:0
作者
Wang, Hongda [1 ]
Xing, Jianchun [1 ]
Li, Juelong [2 ]
Yang, Qiliang [1 ]
Zhang, Xuewei [1 ]
Han, Deshuai [1 ]
Li, Kai [3 ]
机构
[1] PLA Univ Sci & Technol, Coll Def Engn, Nanjing 210007, Jiangsu, Peoples R China
[2] Tech Management Off Naval Def Engn, Beijing 100841, Peoples R China
[3] State Grid Xinjiang Informat & Telecommun Co, Urumqi 83000, Peoples R China
来源
IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS | 2016年 / E99D卷 / 03期
基金
中国国家自然科学基金;
关键词
BPEL processes; path feasibility analysis; dead path elimination; BPEL control flow graph; SMT solver; SYMBOLIC EXECUTION; GENERATION;
D O I
10.1587/transinf.2015EDP7121
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Web Service Business Process Execution Language (BPEL) has become the de facto standard for developing instant service-oriented workflow applications in open environment. The correctness and reliability of BPEL processes have gained increasing concerns. However, the unique features (e.g., dead path elimination (DPE) semantics, parallelism, etc.) of BPEL language have raised enormous problems to it, especially in path feasibility analysis of BPEL processes. Path feasibility analysis of BPEL processes is the basis of BPEL testing, for it relates to the test case generation. Since BPEL processes support both parallelism and DPE semantics, existing techniques can't be directly applied to its path feasibility analysis. To address this problem, we present a novel technique to analyze the path feasibility for BPEL processes. First, to tackle unique features mentioned above, we transform a BPEL process into an intermediary model-BPEL control flow graph, which is proposed to abstract the execution flow of BPEL processes. Second, based on this abstraction, we symbolically encode every path of BPEL processes as some Satisfiability formulas. Finally, we solve these formulas with the help of Satisfiability Modulo Theory (SMT) solvers and the feasible paths of BPEL processes are obtained. We illustrate the applicability and feasibility of our technique through a case study.
引用
收藏
页码:641 / 649
页数:9
相关论文
共 27 条
  • [1] Balakrishnan G, 2008, LECT NOTES COMPUT SC, V5079, P238
  • [2] Intelligent systems and formal methods in software engineering
    Beckert, Bernhard
    Hoare, Tony
    Hahnle, Reiner
    Smith, Douglas R.
    Green, Cordell
    Ranise, Silvio
    Tinelli, Cesare
    Ball, Thomas
    Rajamani, Sriram K.
    [J]. IEEE INTELLIGENT SYSTEMS, 2006, 21 (06) : 71 - 81
  • [3] Bodík R, 1997, LECT NOTES COMPUT SC, V1301, P361, DOI 10.1145/267896.267921
  • [4] Testing and verification in service-oriented architecture: a survey
    Bozkurt, Mustafa
    Harman, Mark
    Hassoun, Youssef
    [J]. SOFTWARE TESTING VERIFICATION & RELIABILITY, 2013, 23 (04) : 261 - 313
  • [5] Automatic test data generation for program paths using genetic algorithms
    Bueno, PMS
    Jino, M
    [J]. INTERNATIONAL JOURNAL OF SOFTWARE ENGINEERING AND KNOWLEDGE ENGINEERING, 2002, 12 (06) : 691 - 709
  • [6] EXE: Automatically Generating Inputs of Death
    Cadar, Cristian
    Ganesh, Vijay
    Pawlowski, Peter M.
    Dill, David L.
    Engler, Dawson R.
    [J]. ACM TRANSACTIONS ON INFORMATION AND SYSTEM SECURITY, 2008, 12 (02)
  • [7] Chen T., 2005, P 5 INT WORKSH WORST, P46
  • [8] Chien-Hung Liu, 2008, 2008 IEEE International Symposium on Service-Oriented System Engineering, P135, DOI 10.1109/SOSE.2008.30
  • [9] EFFICIENTLY COMPUTING STATIC SINGLE ASSIGNMENT FORM AND THE CONTROL DEPENDENCE GRAPH
    CYTRON, R
    FERRANTE, J
    ROSEN, BK
    WEGMAN, MN
    ZADECK, FK
    [J]. ACM TRANSACTIONS ON PROGRAMMING LANGUAGES AND SYSTEMS, 1991, 13 (04): : 451 - 490
  • [10] Dong WL, 2006, IEEE INT ENTERP DIST, P441