Strategies for the integration of hardware and software IP components in embedded systems-on-chip

被引:15
作者
Wagner, FR
Cesário, WO
Carro, L
Jerraya, AA
机构
[1] Univ Fed Rio Grande Sul, Inst Comp Sci, BR-91501970 Porto Alegre, RS, Brazil
[2] TIMA Lab, F-38031 Grenoble, France
[3] Univ Fed Rio Grande Sul, Dept Elect Engn, Porto Alegre, RS, Brazil
关键词
hardware and software IP integration; communication synthesis; standards for IP integration; IP derivation; operating system generation; simulation of IP-based designs;
D O I
10.1016/j.vlsi.2003.12.005
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
This paper presents an innovative taxonomy for the classification of different strategies for the integration of IP components. The taxonomy defines three main approaches, which can apply both to hardware and software components: standard-based design, communication synthesis, and IP derivation. The proposed taxonomy helps the understanding of current problems in embedded systems design and their associated proposed solutions. From the software side, the proposed classification considers all layers: application software, OS, and device drivers. The taxonomy is based on the separation between computation and communication of the components and shows alternatives for adapting both of these aspects of an IP component to be integrated into a SoC. The present paper also identifies open issues and possible future research directions in the design of embedded systems. (C) 2004 Elsevier B.V. All rights reserved.
引用
收藏
页码:223 / 252
页数:30
相关论文
共 14 条
[1]   How VSIA answers the SOC dilemma [J].
Birnbaum, M ;
Sachs, H .
COMPUTER, 1999, 32 (06) :42-+
[2]   Hardware/software co-design of digital telecommunication systems [J].
Bolsens, I ;
DeMan, HJ ;
Lin, B ;
VanRompaey, K ;
Vercauteren, S ;
Verkest, D .
PROCEEDINGS OF THE IEEE, 1997, 85 (03) :391-418
[3]   Viper: A multiprocessor SOC for advanced set-top box and digital TV systems [J].
Dutta, S ;
Jensen, R ;
Rieckmann, A .
IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (05) :21-31
[4]   Design of embedded systems: Formal models, validation, and synthesis [J].
Edwards, S ;
Lavagno, L ;
Lee, EA ;
SangiovanniVincentelli, A .
PROCEEDINGS OF THE IEEE, 1997, 85 (03) :366-390
[5]   A survey of configurable component-based operating systems for embedded applications [J].
Friedrich, IF ;
Stankovic, J ;
Humphrey, M ;
Marley, M ;
Haskins, J .
IEEE MICRO, 2001, 21 (03) :54-68
[6]   Platune: A tuning framework for system-on-a-chip platforms [J].
Givargis, T ;
Vahid, F .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2002, 21 (11) :1317-1327
[7]   Making Java']Java work for microcontroller applications [J].
Ito, SA ;
Carro, L ;
Jacobi, RP .
IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (05) :100-110
[8]   System-level design: Orthogonalization of concerns and platform-based design [J].
Keutzer, K ;
Malik, S ;
Newton, AR ;
Rabaey, JM ;
Sangiovanni-Vincentelli, A .
IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2000, 19 (12) :1523-1543
[9]   A hardware-software real-time operating system framework for SoCs [J].
Mooney, VJ ;
Blough, DM .
IEEE DESIGN & TEST OF COMPUTERS, 2002, 19 (06) :44-51
[10]   Platform-based design and software design methodology for embedded systems [J].
Sangiovanni-Vincentelli, A ;
Martin, G .
IEEE DESIGN & TEST OF COMPUTERS, 2001, 18 (06) :23-33