Realization of an efficient VLSI architecture for discrete wavelet transform in real time image compression

被引：0
|
作者：
Hashad, AI [1 ]
Shehata, KA [1 ]
Gasser, SM [1 ]
机构：
[1] Arab Acad Sci Technol & Maritime Transport, Dept Elect & Commun, Cairo, Egypt
来源：
ICEEC'04: 2004 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONIC AND COMPUTER ENGINEERING, PROCEEDINGS | 2004年
关键词：
D O I：
10.1109/ICEEC.2004.1374566
中图分类号：
TP18 [人工智能理论];
学科分类号：
081104 ; 0812 ; 0835 ; 1405 ;
摘要：
The discrete wavelet transforms is used as a forward transform in the JPEG2000 standard for still image compression. An efficient VLSI architecture is presented and its performance is evaluated and compared to the previously proposed architectures. This architecture is functionally simulated and synthesized on two different types of FPGA chips, the design statistics and dynamic performance (maximum switching frequency) turned out to be practically feasible.
引用
收藏
页码：673 / 676
页数：4
相关论文
共 50 条
  • [31] Architecture research and VLSI implementation for discrete wavelet packet transform
    Xu Mei-hua
    Chen Zhang-jin
    Cheng Yu-lan
    2006 CONFERENCE ON HIGH DENSITY MICROSYSTEM DESIGN AND PACKAGING AND COMPONENT FAILURE ANALYSIS (HDP '06), PROCEEDINGS, 2006, : 274 - +
  • [32] Simplified biorthogonal discrete wavelet transform for VLSI architecture design
    Olkkonen, Hannu
    Olkkonen, Juuso T.
    SIGNAL IMAGE AND VIDEO PROCESSING, 2008, 2 (02) : 101 - 105
  • [33] Simplified biorthogonal discrete wavelet transform for VLSI architecture design
    Hannu Olkkonen
    Juuso T. Olkkonen
    Signal, Image and Video Processing, 2008, 2 : 101 - 105
  • [34] A unified VLSI architecture for decomposition and synthesis of discrete wavelet transform
    Sheu, MH
    Shieh, MD
    Cheng, SF
    PROCEEDINGS OF THE 39TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS I-III, 1996, : 113 - 116
  • [35] A discrete time continuous level VLSI architecture in current mode to implement Discrete Haar Wavelet Transform
    Reddy, Ankireddypalli Subhakumar
    Dhar, Anindya Sundar
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (01) : 353 - 362
  • [36] A discrete time continuous level VLSI architecture in current mode to implement Discrete Haar Wavelet Transform
    Ankireddypalli Subhakumar Reddy
    Anindya Sundar Dhar
    Analog Integrated Circuits and Signal Processing, 2012, 73 : 353 - 362
  • [37] VLSI architecture for 1-D discrete wavelet/wavelet packet transform
    Wu, Xiaodong
    Li, Yongming
    Chen, Hongyi
    Pan Tao Ti Hsueh Pao/Chinese Journal of Semiconductors, 1999, 20 (03): : 206 - 213
  • [38] A note on "flipping structure: An efficient VLSI architecture for lifting-based discrete wavelet transform"
    Xiong, CY
    Tian, JW
    Liu, H
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2006, 54 (05) : 1910 - 1916
  • [39] VLSI architecture for a new real-time 3D wavelet transform
    Das, B
    Banerjee, S
    2002 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOLS I-IV, PROCEEDINGS, 2002, : 3224 - 3227
  • [40] Architecture and Implementation of ShapeAdaptive Discrete Wavelet Transform for Remote Sensing Image Onboard Compression
    Wang, Huaichao
    Wang, Jing
    Zhang, Xuequan
    PROCEEDINGS OF 2017 3RD IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND COMMUNICATIONS (ICCC), 2017, : 1803 - 1808
12345