Towards a knowledge-based scheduling system for semiconductor testing

被引:7
作者
De, S [1 ]
Lee, A [1 ]
机构
[1] Santa Clara Univ, Dept Decis & Informat Sci, Leavey Sch Business & Adm, Santa Clara, CA 95053 USA
关键词
D O I
10.1080/002075498193516
中图分类号
T [工业技术];
学科分类号
08 ;
摘要
This paper describes our efforts towards the development of a knowledge-based scheduling system for the scheduling of semiconductor testing operations. Semiconductor testing is the final phase of a four-phase semiconductor manufacturing process. The scheduling problem is a static deterministic version of what we call the workstation scheduling problem CNS). WS can be characterized as a generalized job shop problem with both parallel workstation clusters and batch processors; it requires sequencing and routeing decisions on discrete (i.e. non-batch) and batch workstations. The proposed system consists of two distinct components: a knowledge base developed using a frame-based knowledge representation scheme, and a solution strategy based on filtered beam search. The scheduling mechanism and the associated knowledge representation scheme have been implemented on a Sun Spare station If using the programming language Common Lisp. We report on our experience to date with the system on three dimensions: computational experience, decision support capability, and knowledge management. Further research directions are suggested.
引用
收藏
页码:1045 / 1073
页数:29
相关论文
共 34 条
[1]   THE SHIFTING BOTTLENECK PROCEDURE FOR JOB SHOP SCHEDULING [J].
ADAMS, J ;
BALAS, E ;
ZAWACK, D .
MANAGEMENT SCIENCE, 1988, 34 (03) :391-401
[2]  
AHMADI JH, 1992, OPER RES, V39, P750
[3]  
Baker KR., 1974, Introduction to Sequencing and Scheduling
[4]   PREEMPTIVE SCHEDULING OF HYBRID PARALLEL MACHINES [J].
BALAKRISHNAN, A .
OPERATIONS RESEARCH, 1989, 37 (02) :301-313
[5]  
Barr A., 1981, The Handbook of Artificial Intelligence, V1
[6]   DEVELOPMENT AND IMPLEMENTATION OF A SCHEDULING SYSTEM FOR A WAFER FABRICATION FACILITY [J].
BITRAN, GR ;
TIRUPATI, D .
OPERATIONS RESEARCH, 1988, 36 (03) :377-395
[7]   PLANNING AND SCHEDULING FOR EPITAXIAL WAFER PRODUCTION FACILITIES [J].
BITRAN, GR ;
TIRUPATI, D .
OPERATIONS RESEARCH, 1988, 36 (01) :34-49
[8]   MINIMIZING TOTAL COMPLETION-TIME ON BATCH PROCESSING MACHINES [J].
CHANDRU, V ;
LEE, CY ;
UZSOY, R .
INTERNATIONAL JOURNAL OF PRODUCTION RESEARCH, 1993, 31 (09) :2097-2121
[9]  
CHANDRU V, 1993, OPER RES LETT, V13, P2097
[10]   EMPIRICAL-EVALUATION OF A QUEUING NETWORK MODEL FOR SEMICONDUCTOR WAFER FABRICATION [J].
CHEN, H ;
HARRISON, JM ;
MANDELBAUM, A ;
VANACKERE, A ;
WEIN, LM .
OPERATIONS RESEARCH, 1988, 36 (02) :202-215