Ring-connected trees: a multipurpose VLSI architecture for parallel processing

被引:0
作者
Basu, SK [1 ]
Dattagupta, J
Dattagupta, R
机构
[1] Banaras Hindu Univ, Ctr Comp, Varanasi 221005, Uttar Pradesh, India
[2] Indian Stat Inst, Adv Comp & Microelect Unit, Calcutta 700035, W Bengal, India
[3] Jadavpur Univ, Dept Comp Engn & Sci, Calcutta 700032, W Bengal, India
关键词
multipurpose architecture; parallel processing; fault tolerance; algorithm mapping;
D O I
10.1016/S0141-9331(97)00050-1
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In this paper we propose a new general purpose VLSI architecture called ring-connected trees (RCT) for parallel processing. RCT requires less hardware in terms of processing elements and connecting links compared to a mesh-of-tree of comparable size and its diameter is less than that of mesh. It requires less chip area, less maximum edge length and crossing number compared to those required by mesh-of-tree [I] [F.T. Leighton, Layout for the shuffle-exchange graph and lower bound techniques for VLSI, Ph.D. dissertation, Department of Mathematics, MIT, 1981] under the Grid model of Thompson [2] [C.D. Thompson, Area-time complexity for VLSI. Technical report, Division of Computer Science, University of California, Berkeley, CA, January 1984]. By using spare PEs and links, RCT is made to tolerate multiple faults. Suitability of this architecture for multipurpose applications is demonstrated by designing parallel version of algorithms for a number of common computational problems. This structure requires linear and sublinear time for these algorithms and this is quite reasonable considering the simpler nature of the architecture. (C) 1998 Published by Elsevier Science B.V.
引用
收藏
页码:291 / 298
页数:8
相关论文
共 14 条
[1]  
[Anonymous], VLSI SIGNAL PROCESSI
[2]   ON SYNTHESIZING CUBE AND TREE FOR PARALLEL-PROCESSING [J].
BASU, SK ;
GUPTA, JD ;
GUPTA, RD .
MICROPROCESSING AND MICROPROGRAMMING, 1995, 41 (04) :273-288
[3]  
BASU SK, 1990, P IEEE REG 10 C COMP, P514
[4]  
BASU SK, 1995, P INT C HIGH PERF CO, P226
[5]  
BASU SK, 1990, P CSI 90, P145
[6]  
BASU SK, 1991, P IEEE INT S CIRC SY, P2104
[7]  
BERTOSSI AA, 1987, IEEE T COMPUT, V38, P241
[8]  
Despain A. M., 1978, Proceedings of the 5th Annual Symposium on Computer Architecture, P144, DOI 10.1145/800094.803041
[9]  
GOODMAN JR, 1981, IEEE T COMPUT, V30, P923, DOI 10.1109/TC.1981.1675731
[10]  
Higgins R. J., 1990, DIGITAL SIGNAL PROCE