共 31 条
[1]
Akkar M., 2001, P CHES, P315
[2]
[Anonymous], FED INF PROC STAND P
[3]
An efficient hardware-based fault diagnosis scheme for AES: Performances and cost
[J].
19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS,
2004,
:130-138
[5]
A parity code based fault detection for an implementation of the Advanced Encryption Standard
[J].
17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS,
2002,
:51-59
[6]
BLOMER J, 2006, P INT WORKSH FAULT D, P106
[7]
Incorporating error detection and online reconfiguration into a regular architecture for the advanced encryption standard
[J].
DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS,
2005,
:72-80
[8]
Breveglieri L., 2007, IEEE T COMPUT, VC-56, P534
[9]
Canright D, 2005, LECT NOTES COMPUT SC, V3659, P441
[10]
Dusart P, 2003, LECT NOTES COMPUT SC, V2846, P293