Concurrent Structure-Independent Fault Detection Schemes for the Advanced Encryption Standard

被引:88
作者
Mozaffari-Kermani, Mehran [1 ]
Reyhani-Masoleh, Arash [1 ]
机构
[1] Univ Western Ontario, Dept Elect & Comp Engn, Fac Engn, London, ON N6A 5B9, Canada
基金
加拿大自然科学与工程研究理事会;
关键词
Advanced encryption standard; concurrent error detection (CED); reliability; signature-based fault detection; HARDWARE IMPLEMENTATION; ARCHITECTURES;
D O I
10.1109/TC.2010.33
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
The Advanced Encryption Standard (AES) has been lately accepted as the symmetric cryptography standard for confidential data transmission. However, the natural and malicious injected faults reduce its reliability and may cause confidential information leakage. In this paper, we study concurrent fault detection schemes for reaching a reliable AES architecture. Specifically, we propose low-cost structure-independent fault detection schemes for the AES encryption and decryption. We have obtained new formulations for the fault detection of SubBytes and inverse SubBytes using the relation between the input and the output of the S-box and the inverse S-box. The proposed schemes are independent of the way the S-box and the inverse S-box are constructed. Therefore, they can be used for both the S-boxes and the inverse S-boxes using lookup tables and those utilizing logic gates based on composite fields. Our simulation results show the error coverage of greater than 99 percent for the proposed schemes. Moreover, the proposed and the previously reported fault detection schemes have been implemented on the most recent Xilinx Virtex FPGAs. Their area and delay overheads have been compared and it is shown that the proposed schemes outperform the previously reported ones.
引用
收藏
页码:608 / 622
页数:15
相关论文
共 31 条
[1]  
Akkar M., 2001, P CHES, P315
[2]  
[Anonymous], FED INF PROC STAND P
[3]   An efficient hardware-based fault diagnosis scheme for AES: Performances and cost [J].
Bertoni, G ;
Breveglieri, L ;
Koren, I ;
Maistri, P .
19TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2004, :130-138
[4]   Error analysis and detection procedures for a hardware implementation of the Advanced Encryption Standard [J].
Bertoni, G ;
Breveglieri, L ;
Koren, I ;
Maistri, P ;
Piuri, V .
IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (04) :492-505
[5]   A parity code based fault detection for an implementation of the Advanced Encryption Standard [J].
Bertoni, G ;
Breveglieri, L ;
Koren, I ;
Maistri, P ;
Piuri, V .
17TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2002, :51-59
[6]  
BLOMER J, 2006, P INT WORKSH FAULT D, P106
[7]   Incorporating error detection and online reconfiguration into a regular architecture for the advanced encryption standard [J].
Breveglieri, L ;
Koren, I ;
Maistri, P .
DFT 2005: 20TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, 2005, :72-80
[8]  
Breveglieri L., 2007, IEEE T COMPUT, VC-56, P534
[9]  
Canright D, 2005, LECT NOTES COMPUT SC, V3659, P441
[10]  
Dusart P, 2003, LECT NOTES COMPUT SC, V2846, P293