Efficient many-core architecture design for cryptanalytic collision search on FPGAs

被引：0

作者：

Miele, Andrea ^{[1
,3
]}

Indaco, Marco ^{[2
]}

Lauri, Fabio ^{[2
]}

Trotta, Pascal ^{[2
]}

机构：

[1] Intel Corp, Santa Clara, CA 95054 USA

[2] Politecn Torino, Turin, Italy

[3] Ecole Polytech Fed Lausanne, Lab Cryptol Algorithms LACAL, Lausanne, Switzerland

来源：

JOURNAL OF INFORMATION SECURITY AND APPLICATIONS | 2018年 / 41卷

关键词：

Collision search; FPGAs; Elliptic curves; MD5; Pollard rho; Birthday search; CURVE;

D O I：

10.1016/j.jisa.2018.07.004

中图分类号：

TP [自动化技术、计算机技术];

学科分类号：

0812 ;

摘要：

Algorithms for collision search in finite sets are a key tool for security assessment of modern real world crypto-systems. Two notable applications of collision search are the Pollard rho algorithm to solve the elliptic curve discrete logarithm problem (ECDLP) and the birthday search for finding collisions of cryptographic hash functions like MD5 and SHA1. The ability to design and implement efficient hardware architectures for such algorithms can have a significant impact on the practical security of a variety of crypto-systems submitted in the real world. We present a general many-core architecture and an optimization methodology thereof, for cryptanalytic collision search on Field Programmable Gate Arrays (FPGAs). We use such architecture for two relevant case studies, i.e., (i) the Pollard rho algorithm to solve the ECDLP for security assessment of elliptic curve cryptography (ECC), and (ii) the birthday search algorithm to find chosen-prefix collisions for security assessment of the MD5 cryptographic hash function. (c) 2018 Elsevier Ltd. All rights reserved.

引用

页码：134 / 143

页数：10

共 34 条

[11]

Certicom, 1997, CERT ECC CHALL

[12]

Chu PongP., 2008, FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version

[13]

Denning D.E., 1982, CRYPTOGRAPHY DATA SE, P100

[14]

Deschamps J-P, 2009, HARDWARE IMPLEMENTAT, P1

[15]

Duursma I, 1999, LECT NOTES COMPUT SC, V1716, P103

[16]

Guneysu T, 2006, EFFICIENT HARDWARE A

[17]

GUNEYSU T, 2008, ACM T RECONFIG TECHN, V1, P1, DOI DOI 10.1145/1371579.1371580

[18] Achieving high performance with FPGA-based computing [J].

Herbordt, Martin C. ;

VanCourt, Tom ;

Gu, Yongfeng ;

Sukhwani, Bharat ;

Conti, Al ;

Model, Josh ;

DiSabello, Doug .

COMPUTER, 2007, 40 (03) :50-+

[19]

Indaco Marco, 2015, 2015 25th International Conference on Field Programmable Logic and Applications (FPL), P1, DOI 10.1109/FPL.2015.7293950

[20]

Judge L., 2012, INT J RECONFIGURABLE, V2012, P7

← 1 2 3 4 →