Self-aligned subchannel implant complementary metal-oxide semiconductor devices fabrication

被引:1
|
作者
Wang, W [1 ]
Chang, C
Ma, D
Peckerar, M
Berry, I
Goldsman, N
Melngailis, J
机构
[1] Univ Maryland, Dept Elect Engn, College Pk, MD 20742 USA
[2] USN, Res Lab, Washington, DC 20375 USA
[3] Microelect Res Labs, Columbia, MD 21045 USA
来源
关键词
D O I
10.1116/1.589734
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
High-speed and low-power complementary metal-oxide semiconductor devices with subchannel implants have been proposed and demonstrated recently. In subchannel implant devices, the alignment of the gate and the buried implant region is a critical issue. In this article, a fully self-aligned gate and subchannel implant fabrication method is proposed using either focused-ion-beam or conventional ion implantation. This method defines the gate and produces the subchannel implant in the same step. By doing this, the buried implant region and gate are automatically aligned. By exposing the resist with a Bf ion beam, we verified that the dose needed to produce the subchannel implant matches the dose needed to expose the resist (10(13) ion/cm(2)). We have simulated the implant profile and the expected device performance. The subthreshold current was found to be decreased by 1-2 orders of magnitude. Since the process requires implantation through the gate oxide, capacitors were built over the gate oxide for C-V measurement and implanted over a range of doses. Proper postimplantation treatment has been developed to prevent increasing of the interface state density. (C) 1997 American Vacuum Society.
引用
收藏
页码:2816 / 2820
页数:5
相关论文
共 50 条
  • [11] RESETDOMINATE RING COUNTER USING COMPLEMENTARY METAL-OXIDE SEMICONDUCTOR DEVICES.
    Blount, F.
    Chin, W.B.
    Hansen, K.M.
    Pomeranz, J.N.
    1600, (16):
  • [12] Fabrication of 0.1 μm complementary metal-oxide-semiconductor devices
    Yoshimura, Toshiyuki
    Aoki, Masaaki
    Ishi, Tatsuya
    Okazaki, Shinji
    Japanese Journal of Applied Physics, Part 1: Regular Papers and Short Notes and Review Papers, 1991, 30 (11 B): : 3277 - 3281
  • [14] New complimentary metal-oxide semiconductor technology with self-aligned Schottky source/drain and low-resistance T gates
    Rishton, SA
    Ismail, K
    Chu, JO
    Chan, KK
    Lee, KY
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1997, 15 (06): : 2795 - 2798
  • [15] Self-aligned via and trench for metal contact in III-V semiconductor devices
    Zheng, JF
    Demir, HV
    Sabnis, VA
    Fidaner, O
    Harris, JS
    Miller, DAB
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 2006, 24 (03): : 1117 - 1122
  • [16] Thermal switch design by using complementary metal-oxide semiconductor MEMS fabrication process
    Chiou, Jin-Chern
    Chou, Lei-Chun
    Lai, You-Liang
    Juang, Ying-Zong
    Huang, Sheng-Chieh
    MICRO & NANO LETTERS, 2011, 6 (07) : 534 - 536
  • [17] APPLICATION OF THE SELF-ALIGNED TITANIUM SILICIDE PROCESS TO VERY LARGE-SCALE INTEGRATED N-METAL-OXIDE-SEMICONDUCTOR AND COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR TECHNOLOGIES
    HAKEN, RA
    JOURNAL OF VACUUM SCIENCE & TECHNOLOGY B, 1985, 3 (06): : 1657 - 1663
  • [18] Fabrication of self-aligned, nanoscale, complex oxide varactors
    Fu, Richard X.
    Toonen, Ryan C.
    Hirsch, Samuel G.
    Ivill, Mathew P.
    Cole, Melanie W.
    Strawhecker, Kenneth E.
    JOURNAL OF MICRO-NANOLITHOGRAPHY MEMS AND MOEMS, 2015, 14 (01):
  • [19] Self-aligned block oxide process for bFDSOI devices
    Eng, Yi-Chuen
    Lin, Jyi-Tsong
    2007 IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUIT DESIGN AND TECHNOLOGY, PROCEEDINGS, 2007, : 110 - +
  • [20] COMPLEMENTARY METAL-OXIDE SEMICONDUCTOR LOGIC TESTABILITY.
    Curtis, H.W.
    IBM Technical Disclosure Bulletin, 1973, 16 (02): : 404 - 405