Experimental evaluation of error-detection mechanisms

被引:12
作者
Constantinescu, C [1 ]
机构
[1] Intel Corp, Enterprise Architecture Lab JF1 231, Hillsboro, OR 97124 USA
关键词
coverage probability; error detection; fault injection; statistical inference;
D O I
10.1109/TR.2002.805785
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Effective, error-detection is paramount for building highly dependable computing systems. A new methodology, based on physical and simulated fault injection, has been developed for assessing the effectiveness of error-detection mechanisms. This approach has 2 steps: 1) Transient faults are physically injected at the IC pin level of a prototype, in order to derive the error-detection coverage. Experiments are carried out in a 3-dimensional space of events. Fault location, time of occurrence, and duration of the injected fault are the dimensions of this space. 2) Simulated fault-injection is performed to assess the effectiveness of new error-detection mechanisms, designed to improve the detection coverage. Complex circuitry, based on checking for protocol violations, is considered. A temporal model of the protocol checker is used, and transient faults are injected in signal traces captured from the prototype system. These traces are used as inputs of the simulation engine. s-Confidence intervals of the error-detection coverage are derived, both for the initial design and-the new detection mechanism. Physical fault-injection, carried out on a prototype server, proved that several signals were sensitive to transient faults and error-detection coverage was unacceptably low. Simulated fault injection shows that an error-detection mechanism, based on checking for protocol violations, can appreciably increase the detection coverage, especially for transient faults longer that 200 nanoseconds. Additional research is required for improving the error-detection of shorter transients. Fault injection experiments also show that error-detection coverage is a function of fault duration: the shorter the transient fault, the lower the coverage. As a consequence, injecting faults that have a unique, predefined duration, as it was frequently done in the past, does not provide accurate information on the effectiveness of the error-detection mechanisms. Injecting only permanent faults leads to unrealistically high estimates of the coverage. These experiments prove that combined physical and simulated fault injection, performed in a 3-dimensional space of events, is a superior approach, which allows the designers to accurately assess the efficacy of various candidate error-detection mechanisms without building expensive test circuits.
引用
收藏
页码:53 / 57
页数:5
相关论文
共 50 条
[21]   Cost-Effective Network Packet Manipulation and Error-Detection Device [J].
Janus, Alexander F. K. ;
Moser, Steffen ;
Slomka, Frank .
2024 IEEE 21ST CONSUMER COMMUNICATIONS & NETWORKING CONFERENCE, CCNC, 2024, :460-465
[22]   HARDWARE SUPPORT FOR ERROR-DETECTION IN MULTIPROCESSOR SYSTEMS - A CASE-STUDY [J].
HOHL, W ;
MICHEL, E ;
PATARICZA, A .
MICROPROCESSORS AND MICROSYSTEMS, 1993, 17 (04) :201-206
[23]   Algorithm based error-detection schemes for iterative solution of partial differential equations [J].
RoyChowdhury, A ;
Bellas, N ;
Banerjee, P .
IEEE TRANSACTIONS ON COMPUTERS, 1996, 45 (04) :394-407
[24]   THE USE OF SELF CHECKS AND VOTING IN SOFTWARE ERROR-DETECTION - AN EMPIRICAL-STUDY [J].
LEVESON, NG ;
CHA, SS ;
KNIGHT, JC ;
SHIMEALL, TJ .
IEEE TRANSACTIONS ON SOFTWARE ENGINEERING, 1990, 16 (04) :432-443
[25]   COMET: Communication-Optimised Multi-threaded Error-detection Technique [J].
Mitropoulou, Konstantina ;
Porpodas, Vasileios ;
Jones, Timothy M. .
2016 INTERNATIONAL CONFERENCE ON COMPILERS, ARCHITECTURE AND SYNTHESIS FOR EMBEDDED SYSTEMS (CASES), 2016,
[26]   An Approximate Error-Detection Technique for Multi-Core Real-Time Systems [J].
Rodrigues, Gennaro S. ;
Barros, Adria ;
Lopes, Israel ;
Pouget, Vincent ;
Bosio, Alberto ;
Kastensmidt, Fernanda L. .
2019 19TH EUROPEAN CONFERENCE ON RADIATION AND ITS EFFECTS ON COMPONENTS AND SYSTEMS (RADECS), 2022, :180-183
[27]   S-SETA: Selective Software-Only Error-Detection Technique Using Assertions [J].
Chielle, Eduardo ;
Rodrigues, Gennaro S. ;
Kastensmidt, Fernanda L. ;
Cuenca-Asensi, Sergio ;
Tambara, Lucas A. ;
Rech, Paolo ;
Quinn, Heather .
IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2015, 62 (06) :3088-3095
[28]   Spelling Without Writing: Do Error-Detection Tests and Dictation Tests Measure the Same Competence? [J].
Lenhart, Jan ;
Marx, Peter ;
Segerer, Robin ;
Schneider, Wolfgang .
DIAGNOSTICA, 2019, 65 (04) :216-227
[29]   A compact AES core with on-line error-detection for FPGA applications with modest hardware resources [J].
Legat, Uros ;
Biasizzo, Anton ;
Novak, Franc .
MICROPROCESSORS AND MICROSYSTEMS, 2011, 35 (04) :405-416
[30]   Error detection mechanisms of the brain: Background and prospects [J].
Bechtereva, NP ;
Shemyakina, NV ;
Starchenko, MG ;
Danko, SG ;
Medvedev, SV .
INTERNATIONAL JOURNAL OF PSYCHOPHYSIOLOGY, 2005, 58 (2-3) :227-234