Energy-Performance Tradeoffs for HPC Applications on Low Power Processors

被引:21
作者
Calore, Enrico [1 ,2 ]
Schifano, Sebastiano Fabio [2 ,3 ]
Tripiccione, Raffaele [1 ,2 ]
机构
[1] Univ Ferrara, Dipartimento Fis & Sci Terra, I-44100 Ferrara, Italy
[2] INFN, Ferrara, Italy
[3] Univ Ferrara, Dipartimento Matemat & Informat, I-44100 Ferrara, Italy
来源
EURO-PAR 2015: PARALLEL PROCESSING WORKSHOPS | 2015年 / 9523卷
关键词
D O I
10.1007/978-3-319-27308-2_59
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Energy efficiency is becoming more and more important in the HPC field; high-end processors are quickly evolving towards more advanced power-saving and power-monitoring technologies. On the other hand, low-power processors, designed for the mobile market, attract interest in the HPC area for their increasing computing capabilities, competitive pricing and low power consumption. In this work we study energy and computing performances of a Tegra K1 mobile processor using an HPC Lattice Boltzmann application as a benchmark. We run this application on the ARM Cortex-A15 CPU and on the GK20A GPU, both available in this processor. Our analysis uses time-accurate measurements, obtained by a simple custom-developed current monitor. We discuss several energy and performance metrics, interesting per se and also in view of a prospective use of these processors in a HPC context.
引用
收藏
页码:737 / 748
页数:12
相关论文
共 17 条
[1]   Second-order closure in stratified turbulence: Simulations and modeling of bulk and entrainment regions [J].
Biferale, L. ;
Mantovani, F. ;
Sbragaglia, M. ;
Scagliarini, A. ;
Toschi, F. ;
Tripiccione, R. .
PHYSICAL REVIEW E, 2011, 84 (01)
[2]   Reactive Rayleigh-Taylor systems: Front propagation and non-stationarity [J].
Biferale, L. ;
Mantovani, F. ;
Sbragaglia, M. ;
Scagliarini, A. ;
Toschi, F. ;
Tripiccione, R. .
EPL, 2011, 94 (05)
[3]  
Calore E, 2014, LECT NOTES COMPUT SC, V8806, P438, DOI 10.1007/978-3-319-14313-2_37
[4]   Algorithmic time, energy, and power on candidate HPC compute building blocks [J].
Choi, Jee ;
Dukhan, Marat ;
Liu, Xing ;
Vuduc, Richard .
2014 IEEE 28TH INTERNATIONAL PARALLEL AND DISTRIBUTED PROCESSING SYMPOSIUM, 2014,
[5]  
Coplin Jared, 2015, P 8 WORKSHOP GEN PUR, P48, DOI 10.1145/2716282.2716292
[6]   Early experience on porting and running a Lattice Boltzmann code on the Xeon-Phi co-processor [J].
Crimi, G. ;
Mantovani, F. ;
Pivanti, M. ;
Schifano, S. F. ;
Tripiccione, R. .
2013 INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE, 2013, 18 :551-560
[7]  
Hackenberg Daniel, 2013, IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS 2013), P194
[8]  
Kim NS, 2003, COMPUTER, V36, P68, DOI 10.1109/MC.2003.1250885
[9]   Benchmarking GPUs with a parallel Lattice-Boltzmann code [J].
Kraus, Jiri ;
Pivanti, Marcello ;
Schifano, Sebastiano Fabio ;
Tripiccione, Raffaele ;
Zanella, Marco .
2013 25TH INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING (SBAC-PAD), 2013, :160-167
[10]  
Laurenzano MA, 2014, LECT NOTES COMPUT SC, V8632, P124, DOI 10.1007/978-3-319-09873-9_11