Current-mode non-linear building blocks based on floating-gate transistors

被引：0
|
作者：
Vlassis, S [1 ]
Siskos, S [1 ]
机构：
[1] Aristotle Univ Thessaloniki, Dept Phys, Elect Lab, Thessaloniki 54006, Greece
来源：
ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL II: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY | 2000年
关键词：
D O I：
暂无
中图分类号：
TP3 [计算技术、计算机技术];
学科分类号：
0812 ;
摘要：
Simple current-mode non-linear computational circuits based on a basic cell built with floating-gate MOS transistors are proposed. The basic cell is used to construct a current square-root circuit, a current squarer and a four-quadrant current multiplier. The circuits offer large input range, low harmonic distortion and high linearity. Spice simulation results verify the performance of the proposed circuits.
引用
收藏
页码：521 / 524
页数：4
相关论文
共 50 条
  • [1] CMOS current-mode Euclidean distance circuit using floating-gate MOS transistors
    Popa, C
    2004 24TH INTERNATIONAL CONFERENCE ON MICROELECTRONICS, PROCEEDINGS, VOLS 1 AND 2, 2004, : 585 - 588
  • [2] Design, of voltage-mode and current-mode computational circuits using floating-gate MOS transistors
    Vlassis, S
    Siskos, S
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-REGULAR PAPERS, 2004, 51 (02) : 329 - 341
  • [3] LOW-VOLTAGE CIRCUITS BUILDING-BLOCKS USING MULTIPLE-INPUT FLOATING-GATE TRANSISTORS
    RAMIREZANGULO, J
    CHOI, SC
    GONZALEZALTAMIRANO, G
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1995, 42 (11): : 971 - 974
  • [4] Mismatch Compensation of CMOS Current Mirrors Using Floating-Gate Transistors
    Datta, Timir
    Abshire, Pamela
    ISCAS: 2009 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-5, 2009, : 1823 - 1826
  • [5] A Novel Domino Logic Based on Floating-Gate MOS Transistors
    Sharroush, Sherif M.
    Nafea, Sherif F.
    JORDAN JOURNAL OF ELECTRICAL ENGINEERING, 2023, 9 (03): : 410 - 438
  • [6] Analogue squarer and multiplier based on floating-gate MOS transistors
    Vlassis, S
    Siskos, S
    ELECTRONICS LETTERS, 1998, 34 (09) : 825 - 826
  • [7] Analogue squarer and multiplier based on floating-gate MOS transistors
    Aristotle Univ of Thessaloniki, Thessaloniki, Greece
    Electron Lett, 9 (825-826):
  • [8] IGZO-based floating-gate synaptic transistors for neuromorphic computing
    He, Yongli
    Liu, Rui
    Jiang, Shanshan
    Chen, Chunsheng
    Zhu, Li
    Shi, Yi
    Wan, Qing
    JOURNAL OF PHYSICS D-APPLIED PHYSICS, 2020, 53 (21)
  • [9] A Novel Current-mode Non-Linear Feedback Neural Circuit for Solving Linear Equations
    Ansari, Mohd Samar
    Rahman, Syed Atiqur
    2009 INTERNATIONAL CONFERENCE ON MULTIMEDIA, SIGNAL PROCESSING AND COMMUNICATION TECHNOLOGIES, 2009, : 284 - 287
  • [10] A low-voltage full y-differential current-mode analog CMOS integrator using floating-gate MOSFETs
    Inoue, T
    Nakane, H
    Fukuju, Y
    Sánchez-Sinencio, E
    ISCAS 2000: IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - PROCEEDINGS, VOL IV: EMERGING TECHNOLOGIES FOR THE 21ST CENTURY, 2000, : 145 - 148
12345