Improving IPC in Simultaneous Multi-Threading (SMT) Processors by Capping IQ Utilization According to Dispatched Memory Instructions

被引:0
作者
Sahba, Amin [1 ]
Sahba, Ramin [1 ]
Lin, Wei-Ming [1 ]
机构
[1] Univ Texas San Antonio, Dept Elect & Comp Engn, San Antonio, TX 78249 USA
来源
2014 WORLD AUTOMATION CONGRESS (WAC): EMERGING TECHNOLOGIES FOR A NEW PARADIGM IN SYSTEM OF SYSTEMS ENGINEERING | 2014年
关键词
Computer Atchitecture; Simultaneous Multi - threading; Superscalar;
D O I
暂无
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Simultaneous multithreading (SMT) provides a method to improve resource uti-lization and performance of superscalar CPUs by sharing key data-path components among multiple independent threads. As threads have unstable behavior, Effective use of critical resources among threads is a challenge to SMT. One of most critical shared resources in the pipeline is Issue Queue (IQ) so putting a limit on its occupation by each thread leads improving in the overall throughput; however, to accommodate the transient behavior of each thread, setting a limit (cap) should be done properly in real time in order to preclude under-utilization (thus, under-achieving) due to over-capping, or starvation for some threads due to under-capping. In this paper, a simple dynamic algorithm is proposed to adjust the cap value for each thread in real time according to the number of memory instructions of each thread. The simulation results show a considerable improvement in IPC over the regular no-capping technique and even a performance superior to the fixed capping approach by using the proposed method.
引用
收藏
页数:7
相关论文
共 25 条
  • [1] [Anonymous], P 10 INT C ARCH SUPP
  • [2] [Anonymous], P 11 INT C INF TECHN
  • [3] [Anonymous], P 17 INT C PAR ARCH
  • [4] [Anonymous], T IEEE COMPUTER
  • [5] Balkan D., 2006, P 15 INT C PAR ARCH
  • [6] BURGER D., 1997, SIMPLESCALAR TOOL SE
  • [7] Daz J., 2009, P 11 ANN C COMP GEN
  • [8] Debnath M., 2009, WIP SESS 30 IEEE REA
  • [9] Eyerman S., 2009, T ARCHITECTURE CODE, V6
  • [10] Eyerman S., 2010, P 15 ED ASPLOS ARCH