DC Link Voltage Balancing in Multilevel Inverter

被引：0
作者：
Balamurugan, M. [1 ]
Sahoo, Sarat Kumar [1 ]
Karthikeyan, S. Prabhakar [1 ]
Lall, Krishna Prabhakar [1 ]
Raglend, I. Jacob [2 ]
机构：
[1] VIT Univ, Sch Elect Engn, Vellore, Tamil Nadu, India
[2] Noorul Islam Coll Higher Educ, Kumaracoil, India
来源：
2015 INTERNATIONAL CONFERENCED ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2015) | 2015年
关键词：
Multilevel Inverter; Harmonics; PWM; DESIGN;
D O I：
暂无
中图分类号：
TP301 [理论、方法];
学科分类号：
081202 ;
摘要：
This paper presents an effective method to control the DC link voltage balance in diode clamped Multilevel Inverter. To trigger the gate pulse for the switches, Level Shifted PWM technique is used. Two closed PI controllers are used for balancing the DC voltage control and load voltage control and also used for analyzing the performance parameters and their responses are displayed in the table. The simulation is made in Matlab/Simulink and their harmonic distortions are analyzed through the Fast Fourier transforms window and the end results are tabulated. The computer simulation results show the effectiveness of this method.
引用
收藏
页数：6
相关论文
共 20 条
  • [1] Voltage Balancing Control for a Three-Level Diode-Clamped Converter in a Medium-Voltage Transformerless Hybrid Active Filter
    Akagi, Hirofumi
    Hatada, Takaaki
    [J]. IEEE TRANSACTIONS ON POWER ELECTRONICS, 2009, 24 (3-4) : 571 - 579
  • [2] Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation
    Bendre, Ashish
    Venkataramanan, Giri
    Rosene, Don
    Srinivasan, Vijay
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2006, 53 (03) : 718 - 726
  • [3] Multi-level inverters - A comparative study
    Bhuvaneswari, G
    Nagaraju
    [J]. IETE JOURNAL OF RESEARCH, 2005, 51 (02) : 141 - 153
  • [4] Reduced switching loss pulse width modulation technique for three-level diode clamped inverter
    Chaturvedi, P. K.
    Jain, S.
    Agarwal, P.
    [J]. IET POWER ELECTRONICS, 2011, 4 (04) : 393 - 399
  • [5] Carrier-Based Neutral Point Potential Regulator With Reduced Switching Losses for Three-Level Diode-Clamped Inverter
    Chaturvedi, Pradyumn
    Jain, Shailendra
    Agarwal, Pramod
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2014, 61 (02) : 613 - 624
  • [6] Switching losses and harmonic investigations in multilevel inverters
    Chaturvedi, Pradyumn K.
    Jain, Shailendra
    Agrawal, Pramod
    Nema, Rajesh K.
    Sao, Kaushal K.
    [J]. IETE JOURNAL OF RESEARCH, 2008, 54 (04) : 297 - 307
  • [7] Design of Neutral-Point Voltage Controller of a Three-Level NPC Inverter With Small DC-Link Capacitors
    Maheshwari, Ramkrishan
    Munk-Nielsen, Stig
    Busquets-Monge, Sergio
    [J]. IEEE TRANSACTIONS ON INDUSTRIAL ELECTRONICS, 2013, 60 (05) : 1861 - 1871
  • [8] McGrath BP, 2002, IEEE T IND ELECTRON, V49, P858, DOI [10.1109/TIE.2002.801073, 10.1109/TIE.2002.801073.]
  • [9] Ned Mohan, 2001, POWER ELECT CONVERTE, VSecond
  • [10] OGASAWARA S, 1993, IAS 93, PTS 1-3, P965, DOI 10.1109/IAS.1993.299015
12