MaiterStore: A Hot-Aware, High-Performance Key-Value Store for Graph Processing

被引:0
作者
Chang, Dong [1 ]
Zhang, Yanfeng [1 ]
Yu, Ge [1 ]
机构
[1] Northeastern Univ, Shenyang 110819, Liaoning, Peoples R China
来源
DATABASE SYSTEMS FOR ADVANCED APPLICATIONS, DASFAA 2014 | 2014年 / 8505卷
关键词
Graph store; Key-value store; Hot-aware cache; SSDs; Maiter;
D O I
10.1007/978-3-662-43984-5_9
中图分类号
TP [自动化技术、计算机技术];
学科分类号
0812 ;
摘要
Recently, many cloud-based graph computation frameworks are proposed, such as Pregel, GraphLab and Maiter. Most of them exploit the in-memory storage to obtain fast random access which is required for many graph computation. However, the exponential growth in the scale of large graphs and the limitation of the capacity of main memory pose great challenges to these systems on their scalability. In this work, we present a high-performance key-value storage system, called MaiterStore, which addresses the scalability challenge by using solid state drives (SSDs). We treat SSDs as an extension of memory and optimize the data structures for fast query of the large graphs on SSDs. Furthermore, observing that hot-spot property and skewed power-law degree distribution are widely existed in real graphs, we propose a hot-aware caching (HAC) policy to effectively manage the hot vertices (frequently accessed vertices). HAC can conduce to the substantial acceleration of the graph iterative execution. We evaluate MaiterStore through extensive experiments on real large graphs and validate the high performance of our system as the graph storage.
引用
收藏
页码:117 / 131
页数:15
相关论文
共 33 条
  • [21] Dhcache: a dual-hash cache for optimizing the read performance in key-value store
    Lu, Jinkang
    Lv, Meng
    Li, Peixuan
    Yuan, Zhu
    Xie, Ping
    JOURNAL OF SUPERCOMPUTING, 2025, 81 (02)
  • [22] An FPGA Implementation of High-Throughput Key-Value Store Using Bloom Filter
    Cho, Jae Min
    Choi, Kiyoung
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [23] Key-Value Store using High Level Synthesis Flow for Securities Trading System
    Puranik, Sunil
    Barve, Mahesh
    Shah, Dhaval
    Sinha, Sharad
    Patrikar, Rajendra
    Rodi, Swapnil
    2020 INTERNATIONAL CONFERENCE ON COMPUTING, ELECTRONICS & COMMUNICATIONS ENGINEERING (ICCECE, 2020, : 237 - 242
  • [24] HPDK: A Hybrid PM-DRAM Key-Value Store for High I/O Throughput
    Liu, Bihui
    Ye, Zhenyu
    Hu, Qiao
    Hu, Yupeng
    Hu, Yuchong
    Xu, Yang
    Li, Keqin
    IEEE TRANSACTIONS ON COMPUTERS, 2024, 73 (06) : 1575 - 1587
  • [25] Ultra-Low Latency and High Throughput Key-Value Store Systems Over Ethernet
    Ding, Li
    Yin, Wenbo
    Wang, Lingli
    2018 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2018,
  • [26] Efficient Wear-Leveling-Aware Data Placement for LSM-Tree based key-value store on ZNS SSDs
    Zhang, Runyu
    Zhou, Lening
    Li, Mingjie
    Tan, Yunlin
    Yang, Chaoshu
    JOURNAL OF KING SAUD UNIVERSITY-COMPUTER AND INFORMATION SCIENCES, 2024, 36 (07)
  • [27] DStore: A Holistic Key-Value Store Exploring Near-Data Processing and On-Demand Scheduling for Compaction Optimization
    Sun, Hui
    Liu, Wei
    Qiao, Zhi
    Fu, Song
    Shi, Weisong
    IEEE ACCESS, 2018, 6 : 61233 - 61253
  • [28] MTDB: an LSM-tree-based key-value store using a multi-tree structure to improve read performance
    Lin, Xinwei
    Pan, Yubiao
    Feng, Wenjuan
    Zhang, Huizhen
    Lin, Mingwei
    JOURNAL OF SUPERCOMPUTING, 2024, 80 (16) : 23995 - 24025
  • [29] SCOR-KV: SIMD-Aware Client-Centric and Optimistic RDMA-based Key-Value Store for Emerging CPU Architectures
    Shankar, Dipti
    Lu, Xiaoyi
    Panda, Dhabaleswar K.
    2019 IEEE 26TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING, DATA, AND ANALYTICS (HIPC), 2019, : 257 - 266
  • [30] HoaKV: High-Performance KV Store Based on the Hot-Awareness in Mixed Workloads
    Liu, Jingyu
    Fan, Xiaoqin
    Wu, Youxi
    Zheng, Yong
    Liu, Lu
    ELECTRONICS, 2023, 12 (15)