Effect of Ground Plane Design for WLP with Signal Integrity Modeling and Analysis

被引：0
|
作者：
Siew, Glen [1 ]
Yan, Tee Tong [1 ]
Chen Haoyang [1 ]
Soh, Serine [1 ]
Heon, Kim Jong [1 ]
机构：
[1] Nepes Pte Ltd, R&D Team, 12,Ang Mo Kio St 65, Singapore 569060, Singapore
来源：
2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM | 2010年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Analysis of ground plane design effect for Wafer Level Package (WLP) through advance electrical modeling and simulation for chip-package-board signal integrity co-design was carried out. Increase in information transfer rates is greatly limited by bandwidth of communication channel at PCB board receiver due to channel loss, signal cross-talk, and signal distortion which are critical factors affecting signal integrity of channel and high-speed links such as LVDS, SSTL, LVTTL, LVCMOS and PCI-X. In this work, ground plane design approaches of 2 metal-layer WLP were studied to enhance the signal margin of high-speed signals.
引用
收藏
页数：4
相关论文
共 50 条
  • [41] Power ground-reference plane decoupling analysis of design alternatives
    Archambeault, B
    2001 IEEE EMC INTERNATIONAL SYMPOSIUM, VOLS 1 AND 2, 2001, : 1217 - 1220
  • [42] Design and analysis of a circular patch antenna on a finite conical ground plane
    Fayyaz, N
    AbbaspourTamijani, A
    SafaviNaeini, S
    Hodjat, N
    IEEE ANTENNAS AND PROPAGATION SOCIETY INTERNATIONAL SYMPOSIUM - 1996 DIGEST, VOLS 1-3, 1996, : 680 - 683
  • [43] Design and analysis of a bi-functional ground plane with true reconfigurability
    Bakshi, S. C.
    Mitra, D.
    ELECTRONICS LETTERS, 2019, 55 (04) : 214 - 215
  • [44] Accurate and efficient analysis of Power and Ground Planes based on WLP-FDTD
    Sun, Wei
    Li, Xiaochun
    Mao, Junfa
    2017 IEEE SIXTH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2017,
  • [45] Analysis of Signal and Power/Ground Pin Assignment in Multi-layer PCB and its Impact on Signal Integrity and Crosstalk
    Chang, Ka Fai
    Cubillo, Joseph Rornen
    Weerasekera, Roshan
    Jin, Cheng
    Zheng, Boyu
    Bhattacharya, Suryanarayana Shivakumar
    PROCEEDINGS OF THE 2013 IEEE 15TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE (EPTC 2013), 2013, : 789 - 792
  • [46] Revisit of Signal Traces Crossing Split Ground Plane Using Characteristic Mode Analysis
    Wen, Zhongkui
    Wu, Qi
    2017 IEEE SIXTH ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP), 2017,
  • [47] Modeling and analysis of interconnects within a package incorporating vias and a perforated ground plane
    Mathis, AW
    Peterson, AF
    46TH ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE - 1996 PROCEEDINGS, 1996, : 984 - 990
  • [48] Comprehensive analysis of the impact of via design on high-speed signal integrity
    Chang, Weng Yew Richard
    See, Kye Yak
    Chua, Eng Kee
    2007 9TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2007, : 262 - +
  • [49] Signal Integrity Design and Analysis of a HDMI 2.1 Connector for Improved Electrical Characteristics
    Park, Hyunwook
    Park, Joonsang
    Park, Gapyeol
    Lho, Daehwan
    Sim, Boogyo
    Kang, Hyungmin
    Shin, Taein
    Kim, Seongguk
    Choi, Seonguk
    Choi, Seongmin
    Kim, Jinyoung
    Kim, Joungho
    2021 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGING AND SYSTEMS (EDAPS), 2021,
  • [50] Debug and Analysis Considerations for Optimizing Signal Integrity in your Internet of Things Design
    Armstrong, Chris
    2017 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY & SIGNAL/POWER INTEGRITY (EMCSI), 2017,
12345