Effect of Ground Plane Design for WLP with Signal Integrity Modeling and Analysis

被引：0
|
作者：
Siew, Glen [1 ]
Yan, Tee Tong [1 ]
Chen Haoyang [1 ]
Soh, Serine [1 ]
Heon, Kim Jong [1 ]
机构：
[1] Nepes Pte Ltd, R&D Team, 12,Ang Mo Kio St 65, Singapore 569060, Singapore
来源：
2010 IEEE ELECTRICAL DESIGN OF ADVANCED PACKAGE & SYSTEMS SYMPOSIUM | 2010年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
Analysis of ground plane design effect for Wafer Level Package (WLP) through advance electrical modeling and simulation for chip-package-board signal integrity co-design was carried out. Increase in information transfer rates is greatly limited by bandwidth of communication channel at PCB board receiver due to channel loss, signal cross-talk, and signal distortion which are critical factors affecting signal integrity of channel and high-speed links such as LVDS, SSTL, LVTTL, LVCMOS and PCI-X. In this work, ground plane design approaches of 2 metal-layer WLP were studied to enhance the signal margin of high-speed signals.
引用
收藏
页数：4
相关论文
共 50 条
  • [1] Improving signal integrity by optimal design of power/ground plane stack-up structure
    Jin, Chia-yu
    Chou, Chia-hsing
    Li, Dian-rung
    Chuang, Tsung-ying
    EPTC 2006: 8TH ELECTRONIC PACKAGING TECHNOLOGY CONFERENCE, VOLS 1 AND 2, 2006, : 853 - 859
  • [2] Signal integrity of power and ground plane related to vias in high speed embed system board design
    Zhu Wen-Long
    Chen Jian-Qing
    Liao Le-Ping
    Chen Wen-Xiang
    NANOTECHNOLOGY AND COMPUTER ENGINEERING, 2010, 121-122 : 33 - +
  • [3] Modeling and Analysis of Signal Integrity of Ball Grid Array Packages With Failed Ground Solder Balls
    Song, Kaixuan
    Gao, Jinchun
    Flowers, George T.
    Wang, Ziren
    Yi, Wei
    Cheng, Zhongyang
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2022, 12 (02): : 306 - 315
  • [4] Signal Power Integrity and Design Consideration in Package Modeling
    Zhao, Jin
    Chan, Edward K.
    EPTC: 2008 10TH ELECTRONICS PACKAGING TECHNOLOGY CONFERENCE, VOLS 1-3, 2008, : 71 - +
  • [5] Modeling and Analysis of Coupling in Gapped Ground Plane
    Leena, G.
    Mariappan, Rajeswari
    Salil, P.
    Subbarao, B.
    INCEMIC 2008: 10TH INTERNATIONAL CONFERENCE ON ELECTROMAGNETIC INTERFERENCE AND COMPATIBILITY, PROCEEDINGS, 2008, : 579 - +
  • [6] SIGNAL INTEGRITY ISSUES IN HIGH-SPEED INTERCONNECTS OVER A GROUND PLANE APERTURE
    Sharma, R.
    Chakravarty, T.
    Bhattacharyya, A. B.
    JOURNAL OF ELECTROMAGNETIC WAVES AND APPLICATIONS, 2008, 22 (16) : 2231 - 2240
  • [7] Signal and Power Integrity Analysis of the SIAD Power/Ground Layer
    Shi, Yongrong
    Tang, Wanchun
    Chow, Y. Leonard
    2011 7TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING (WICOM), 2011,
  • [8] FEA Modeling and DOE Analysis for Design Optimization of 3D-WLP
    Hsieh, Ming-Che
    Lee, Wei
    ESTC 2008: 2ND ELECTRONICS SYSTEM-INTEGRATION TECHNOLOGY CONFERENCE, VOLS 1 AND 2, PROCEEDINGS, 2008, : 707 - 712
  • [9] Behavioral modeling for timing, noise, and signal integrity analysis
    Hayes, JD
    Wissel, L
    PROCEEDINGS OF THE IEEE 2001 CUSTOM INTEGRATED CIRCUITS CONFERENCE, 2001, : 353 - 356
  • [10] Effect of decoupling capacitor on signal integrity in applications with reference plane change
    Lee, JH
    Lu, ACW
    Wei, F
    Wai, LL
    Kim, JH
    53RD ELECTRONIC COMPONENTS & TECHNOLOGY CONFERENCE, 2003 PROCEEDINGS, 2003, : 1283 - 1288
12345