Multi-objective Bayesian Optimization for Analog/RF Circuit Synthesis

被引:58
作者
Lyu, Wenlong [1 ]
Yang, Fan [1 ]
Yan, Changhao [1 ]
Zhou, Dian [1 ,2 ]
Zeng, Xuan [1 ]
机构
[1] Fudan Univ, Microelect Dept, State Key Lab ASIC & Syst, Shanghai, Peoples R China
[2] Univ Texas Dallas, Dept Elect Engn, Richardson, TX 75083 USA
来源
2018 55TH ACM/ESDA/IEEE DESIGN AUTOMATION CONFERENCE (DAC) | 2018年
基金
中国国家自然科学基金;
关键词
D O I
10.1145/3195970.3196078
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In this paper, a novel multi-objective Bayesian optimization method is proposed for the sizing of analog/RF circuits. The proposed approach follows the framework of Bayesian optimization to balance the exploitation and exploration. Gaussian processes (GP) are used as the online surrogate models for the multiple objective functions. The lower confidence bound (LCB) functions are taken as the acquisition functions to select the data point with best Pareto-dominance and diversity. A modified non-dominated sorting based evolutionary multi-objective algorithm is proposed to find the Pareto Front (PF) of the multiple LCB functions, and the next simulation point is chosen from the PF of the multiple LCB functions. Compared with the multi-objective evolutionary algorithms (MOEA) and the state-of-the-art online surrogate model based circuit optimization method, our method can better approximate the Pareto
引用
收藏
页数:6
相关论文
共 26 条
[1]  
[Anonymous], ARXIV12066457
[2]  
[Anonymous], 2010, IEEE C EVOLUTIONARY, DOI DOI 10.1109/CEC.2010.5585957
[3]  
[Anonymous], 2000, EVOLUTIONARY COMPUTA, DOI DOI 10.1162/106365600568202
[4]  
[Anonymous], EN AUT SIGN ICEAS 20
[5]  
Bull AD, 2011, J MACH LEARN RES, V12, P2879
[6]  
Chapelle O., 2011, Advances in Neural Information Processing Systems, P2249
[7]  
Cheng S, 2012, LECT NOTES COMPUT SC, V7331, P504, DOI 10.1007/978-3-642-30976-2_61
[8]   A fast and elitist multiobjective genetic algorithm: NSGA-II [J].
Deb, K ;
Pratap, A ;
Agarwal, S ;
Meyarivan, T .
IEEE TRANSACTIONS ON EVOLUTIONARY COMPUTATION, 2002, 6 (02) :182-197
[9]   Efficient multiobjective synthesis of analog circuits using hierarchical pareto-optimal performance hypersurfaces [J].
Eeckelaert, T ;
McConaghy, T ;
Gielen, G .
DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, :1070-1075
[10]  
Hernández-Lobato JM, 2014, ADV NEUR IN, V27