3-D Compact Marchand Balun Design Based on Through-Silicon via Technology for Monolithic and 3-D Integration

被引:7
|
作者
Xiong, Wei [1 ]
Dong, Gang [1 ]
Wang, Yang [1 ]
Zhu, Zhangming [1 ]
Yang, Yintang [1 ]
机构
[1] Xidian Univ, Sch Microelect, Xian 710071, Peoples R China
基金
中国国家自然科学基金;
关键词
Baluns; Couplings; Through-silicon vias; Integrated circuits; Transmission line matrix methods; Topology; Metals; 3-D integrated circuits (3-D ICs); Marchand balun; monolithic integration; redistribution layer (RDL); through silicon via (TSV); INDUCTOR; MODEL;
D O I
10.1109/TVLSI.2022.3170415
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
An original concept of 3-D through-silicon via (TSV)-based Marchand baluns and its design methodology is proposed for =on-chip and 3-D integration. By utilizing a 3-D packaging process that includes a TSV and redistribution layer (RDL), a meander coupling path is established and embedded in the vertical direction of the substrate for balun design. The 3-D structure can effectively reduce the =on-chip area while maintaining good balance characteristics. Furthermore, the structure can be flexibly integrated with 3-D integrated circuits (3-D ICs) to realize signal conversion between different stacking tiers. An equivalent circuit model based on the TSV-to-TSV coupling channel and coupled transmission line has been established for initial estimation before electromagnetic (EM) optimization. To shorten the design cycle, a specific flow is proposed to meet the structural particularity and different application scenarios. To verify the design method and flow, a design case is analyzed and EM simulated with the antenna feeding network as the target application. The EM simulation results show that the design can work at 43-82 GHz with an amplitude imbalance of less than 0.3 dB and a phase imbalance of less than 1.3 degrees, which meets the requirements of balanced feeding. It only costs a $0.084 lambda_{g}{x}0.009 lambda_{g}$ footprint, which is far lower than that of the conventional planar types.
引用
收藏
页码:1107 / 1118
页数:12
相关论文
共 50 条
  • [1] 3-D through-silicon via technology
    Vardaman, E. Jan
    Electronic Device Failure Analysis, 2008, 10 (04): : 30 - 32
  • [2] Reliable Via-Middle Copper Through-Silicon Via Technology for 3-D Integration
    Beyne, Eric
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2016, 6 (07): : 985 - 994
  • [3] Modeling Annular Through-Silicon Via Pairs in 3-D Integration
    Chen, Aobo
    Liang, Feng
    Wang, Gaofeng
    Wang, Bing-Zhong
    2015 IEEE MTT-S INTERNATIONAL MICROWAVE SYMPOSIUM (IMS), 2015,
  • [4] Monolithic 3-D Printing of an Integrated Marchand Balun With a Dipole Antenna
    Naeini, Mohammadreza
    Mirmozafari, Mirhamed
    van der Weide, Daniel
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2020, 10 (04): : 654 - 658
  • [5] Through-Silicon Via Planning in 3-D Floorplanning
    Tsai, Ming-Chao
    Wang, Ting-Chi
    Hwang, TingTing
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2011, 19 (08) : 1448 - 1457
  • [6] 3-D Integration and Through-Silicon Vias in MEMS and Microsensors
    Wang, Zheyao
    JOURNAL OF MICROELECTROMECHANICAL SYSTEMS, 2015, 24 (05) : 1211 - 1244
  • [7] Through-Silicon Hole Interposers for 3-D IC Integration
    Lau, John H.
    Lee, Ching-Kuan
    Zhan, Chau-Jie
    Wu, Sheng-Tsai
    Chao, Yu-Lin
    Dai, Ming-Ji
    Tain, Ra-Min
    Chien, Heng-Chieh
    Hung, Jui-Feng
    Chien, Chun-Hsien
    Cheng, Ren-Shing
    Huang, Yu-Wei
    Cheng, Yu-Mei
    Liao, Li-Ling
    Lo, Wei-Chung
    Kao, Ming-Jer
    IEEE TRANSACTIONS ON COMPONENTS PACKAGING AND MANUFACTURING TECHNOLOGY, 2014, 4 (09): : 1407 - 1419
  • [8] Monolithic 3-D Integration
    Bishop, Mindy D.
    Wong, H-S. Philip
    Mitra, Subhasish
    Shulaker, Max M.
    IEEE MICRO, 2019, 39 (06) : 16 - 27
  • [9] Integrated Algorithm for 3-D IC Through-Silicon Via Assignment
    Liu, Xiaodong
    Yeap, Gary
    Tao, Jun
    Zeng, Xuan
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2014, 22 (03) : 655 - 666
  • [10] Whitespace Insertion for Through-Silicon Via Planning on 3-D SoCs
    Zhong, Wei
    Chen, Song
    Yoshimura, Takeshi
    2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 913 - 916