Subthreshold swing minimization of cylindrical tunnel FET using binary metal alloy gate

被引：19
作者：
Dash, Sidhartha [1 ]
Sahoo, Girija Shankar [2 ]
Mishra, Guru Prasad [2 ]
机构：
[1] Siksha O Anusandhan Univ, Dept Elect & Commun Engn, Inst Tech Educ & Res, Bhubaneswar, Orissa, India
[2] Siksha O Anusandhan Univ, Inst Tech Educ & Res, Dept Elect & Instrumentat Engn, Device Simulat Lab, Bhubaneswar, Orissa, India
来源：
SUPERLATTICES AND MICROSTRUCTURES | 2016年 / 91卷
关键词：
Binary alloy metal gate; Drain current; Band-to-band tunneling; Subthreshold swing; WORK FUNCTION; MODEL; MODULATION; MOSFET;
D O I：
10.1016/j.spmi.2016.01.010
中图分类号：
O469 [凝聚态物理学];
学科分类号：
070205 ;
摘要：
In this work, we have developed a two-dimensional (2-D) analytical drain current model for cylindrical-gate tunnel FET structure with linearly graded binary metal alloy gate. The surface potential of the proposed model is determined using the solution of 2-D Poisson's equation with suitable boundary conditions. Further it paves way for the calculation of other analog parameters such as shortest tunneling distance, drain current, threshold voltage and subthreshold swing (SS). The introduction of linearly modulated work function of binary alloy optimizes the subthreshold swing by similar to 10 mV/decade as compared to conventional cylindrical-gate tunnel FET devices without degrading the drain current and threshold voltage performance. Also the present model shows the reduction in SS with down-scaling of gate oxide thickness and silicon pillar diameter. The analytical results are found to be synonymous with the results of Synopsys TCAD device simulator. (C) 2016 Elsevier Ltd. All rights reserved.
引用
收藏
页码：105 / 111
页数：7
相关论文
共 32 条
[1]  
[Anonymous], 2010, SENT DEV US GUID
[2]   Scaling the vertical tunnel FET with tunnel bandgap modulation and gate workfunction engineering [J].
Bhuwalka, KK ;
Schulze, J ;
Eisele, I .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2005, 52 (05) :909-917
[3]   Double-gate tunnel FET with high-κ gate dielectric [J].
Boucart, Kathy ;
Mihai Ionescu, Adrian .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2007, 54 (07) :1725-1733
[4]   Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec [J].
Choi, Woo Young ;
Park, Byung-Gook ;
Lee, Jong Duk ;
Liu, Tsu-Jae King .
IEEE ELECTRON DEVICE LETTERS, 2007, 28 (08) :743-745
[5]   An improved continuous compositional-spread technique based on pulsed-laser deposition and applicable to large substrate areas [J].
Christen, HM ;
Rouleau, CM ;
Ohkubo, I ;
Zhai, HY ;
Lee, HN ;
Sathyamurthy, S ;
Lowndes, DH .
REVIEW OF SCIENTIFIC INSTRUMENTS, 2003, 74 (09) :4058-4062
[6]   A new analytical threshold voltage model of cylindrical gate tunnel FET (CG-TFET) [J].
Dash, S. ;
Mishra, G. P. .
SUPERLATTICES AND MICROSTRUCTURES, 2015, 86 :211-220
[7]  
Dash S., 2015, ADV NAT SCI-NANOSCI, V6
[8]   Work Function Engineering With Linearly Graded Binary Metal Alloy Gate Electrode for Short-Channel SOI MOSFET [J].
Deb, Sanjoy ;
Singh, N. Basanta ;
Islam, Nurul ;
Sarkar, Subir Kumar .
IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2012, 11 (03) :472-478
[9]   A 2-D Analytical Model for Double-Gate Tunnel FETs [J].
Gholizadeh, Mahdi ;
Hosseini, Seyed Ebrahim .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (05) :1494-1500
[10]   Application of combinatorial methodologies for work function engineering of metal gate/high-κ advanced gate stacks [J].
Green, M. L. ;
Chang, K.-S. ;
DeGendt, S. ;
Schram, T. ;
Hattrick-Simpers, J. .
MICROELECTRONIC ENGINEERING, 2007, 84 (9-10) :2209-2212
1234