Two-dimensional analytical threshold voltage and subthreshold swing models of undoped symmetric double-gate MOSFETs

被引:87
作者
Abd El Hamid, Hamdy [1 ]
Guitart, Jaume Roig
Iniguez, Benjamin
机构
[1] Univ Rovira & Virgili, Dept Engn Elect Elect & Automat, Tarragona 43007, Spain
[2] CNRS, Lab Anal & Architecture Syst, F-31077 Toulouse 4, France
关键词
device modeling; double gate (DG); downscaling; drain induced barrier lowering (DIBL); MOSFET; subthreshold swing; threshold voltage;
D O I
10.1109/TED.2007.895856
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
We have developed analytical physically based models for the threshold voltage [including the drain-induced barrier lowering (DIBL) effect] and the subthreshold swing of undoped symmetrical double-gate (DG) MOSFETs. The models are derived from an analytical solution of the 2-D Poisson equation in which the electron concentration was included. The models for DIBL, subthreshold swing, and threshold voltage roll-off have been verified by comparison With 2-D numerical simulations for different values of channel length, channel thickness, and drain-source voltage; very good agreement with the numerical simulations has been observed.
引用
收藏
页码:1402 / 1408
页数:7
相关论文
共 22 条
[1]  
[Anonymous], 2001, INT TECHNOLOGY ROADM
[2]   A comprehensive analytical subthreshold swing (S) model for double-gate MOSFETs [J].
Chen, Q ;
Agrawal, B ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (06) :1086-1090
[3]   A physical short-channel threshold voltage model for undoped symmetric double-gate MOSFETs [J].
Chen, QA ;
Harrell, EM ;
Meindl, JD .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2003, 50 (07) :1631-1637
[4]   Experimental determination of threshold voltage shifts due to quantum mechanical effects in MOS electron and hole inversion layers [J].
Chindalore, G ;
Hareland, SA ;
Jallepalli, S ;
Tasch, AF ;
Maziar, CM ;
Chia, VKF ;
Smith, S .
IEEE ELECTRON DEVICE LETTERS, 1997, 18 (05) :206-208
[5]   THRESHOLD VOLTAGE MODELING AND THE SUBTHRESHOLD REGIME OF OPERATION OF SHORT-CHANNEL MOSFETS [J].
FJELDLY, TA ;
SHUR, M .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1993, 40 (01) :137-145
[6]   MODELING OF ULTRATHIN DOUBLE-GATE NMOS/SOI TRANSISTORS [J].
FRANCIS, P ;
TERAO, A ;
FLANDRE, D ;
VANDEWIELE, F .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 1994, 41 (05) :715-720
[7]   Device scaling limits of Si MOSFETs and their application dependencies [J].
Frank, DJ ;
Dennard, RH ;
Nowak, E ;
Solomon, PM ;
Taur, Y ;
Wong, HSP .
PROCEEDINGS OF THE IEEE, 2001, 89 (03) :259-288
[8]   Analytical modeling of quantization and volume inversion in thin Si-film DG MOSFETs [J].
Ge, LX ;
Fossum, JG .
IEEE TRANSACTIONS ON ELECTRON DEVICES, 2002, 49 (02) :287-294
[9]   Unified compact model for the ballistic quantum wire and quantum well metal-oxide-semiconductor field-effect-transistor [J].
Jiménez, D ;
Sáenz, JJ ;
Iñíquez, B ;
Suñé, J ;
Marsal, LF ;
Pallarès, J .
JOURNAL OF APPLIED PHYSICS, 2003, 94 (02) :1061-1068
[10]   An accurate 2D analytical model for short channel thin film fully depleted cylindrical/surrounding gate (CGT/SGT) MOSFET [J].
Kranti, A ;
Haldar, S ;
Gupta, RS .
MICROELECTRONICS JOURNAL, 2001, 32 (04) :305-313