CRLH microstrip delay line for high-speed electronic circuits

被引：0
|
作者：
Sebak, S. [1 ]
Zhu, L. [1 ]
Devabhaktuni, V. K. [1 ]
Wang, C. [1 ]
机构：
[1] Concordia Univ, Dept Elect & Comp Engn, Montreal, PQ H3G 1M8, Canada
来源：
PIERS 2007 BEIJING: PROGRESS IN ELECTROMAGNETICS RESEARCH SYMPOSIUM, PTS I AND II, PROCEEDINGS | 2007年
关键词：
D O I：
暂无
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
In this paper, we present a composite right/left-handed microstrip delay line, which simultaneously exhibits negative refractive index and negative group-delay. The proposed structure shows advantages of compact dimensions, lower loss, and longer delay, when compared to traditional right-handed and other left-handed structures. Based on a simulation study, a design methodology that helps the users to tune the group-delay of a given circuit is developed. Delay minimization of an RF power amplifier circuit is presented as a potential application.
引用
收藏
页码：368 / +
页数：2
相关论文
共 50 条
  • [1] Common-Mode Noise Reduction Schemes for Differential Serpentine Delay Microstrip Line in High-Speed Digital Circuits
    Shiue, Guang-Hwa
    Tsai, Yi-Chin
    Hsu, Che-Ming
    Shiu, Jia-Hung
    2011 IEEE 20TH CONFERENCE ON ELECTRICAL PERFORMANCE OF ELECTRONIC PACKAGING AND SYSTEMS (EPEPS), 2011, : 211 - 214
  • [2] Analysis of Common-Mode Noise for Weakly Coupled Differential Serpentine Delay Microstrip Line in High-Speed Digital Circuits
    Shiue, Guang-Hwa
    Shiu, Jia-Hung
    Tsai, Yi-Chin
    Hsu, Che-Ming
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2012, 54 (03) : 655 - 666
  • [3] An Application of the Subwavelength Periodic Microstrip Guard Trace in High-Speed Circuits
    Wu, Chia Ho
    Ma, Peixun
    Zhou, Guobing
    Shen, Jianqi
    Qian, Zhenyu
    Shen, Linfang
    Zhang, Hang
    Wang, Zhuoyuan
    Wang, Xiaolong
    He, Fang
    IEEE ACCESS, 2022, 10 : 42640 - 42655
  • [4] High-speed energy estimation for delay-insensitive circuits
    Bhaskaran, B
    Satagopan, V
    Smith, SC
    CDES '05: PROCEEDINGS OF THE 2005 INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2005, : 35 - 41
  • [5] ANALYSIS OF INTERCONNECTION DELAY ON VERY HIGH-SPEED LSI/VLSI CHIPS USING AN MIS MICROSTRIP LINE MODEL
    HASEGAWA, H
    SEKI, S
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1984, 31 (12) : 1954 - 1960
  • [6] ANALYSIS OF INTERCONNECTION DELAY ON VERY HIGH-SPEED LSI VLSI CHIPS USING AN MIS MICROSTRIP LINE MODEL
    HASEGAWA, H
    SEKI, S
    IEEE TRANSACTIONS ON MICROWAVE THEORY AND TECHNIQUES, 1984, 32 (12) : 1721 - 1727
  • [7] HIGH-SPEED CORRELOMETER BASED ON AN ULTRASONIC DELAY-LINE
    VOLLERNER, NF
    MAISTRUK, AV
    GUDYM, VA
    YARKIN, MM
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1976, 19 (04) : 1241 - 1241
  • [8] HIGH-SPEED COMMUNICATIONS CIRCUITS
    WILLIAMS, J
    EDN, 1991, 36 (23) : 233 - 241
  • [9] High-Speed Electronic Circuits for 100 Gb/s Transport Networks
    Moeller, M.
    2010 CONFERENCE ON OPTICAL FIBER COMMUNICATION OFC COLLOCATED NATIONAL FIBER OPTIC ENGINEERS CONFERENCE OFC-NFOEC, 2010,
  • [10] FINE LINE MOS TECHNOLOGY FOR HIGH-SPEED INTEGRATED-CIRCUITS
    SMITH, GE
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1983, 30 (11) : 1564 - 1564
12345