A 2-D analytical threshold-voltage model for GeOI/GeON MOSFET with high-k gate dielectric

被引:1
|
作者
Ji, Feng [1 ]
Xu, J. P. [2 ]
Liu, L. [2 ]
Tang, W. M. [3 ]
Lai, P. T. [4 ]
机构
[1] Wuhan Polytech, Wuhan 430074, Peoples R China
[2] Huazhong Univ Sci & Technol, Sch Opt & Elect Informat, Wuhan 430074, Peoples R China
[3] Hong Kong Polytech Univ, Dept Appl Phys, Kowloon, Hong Kong, Peoples R China
[4] Univ Hong Kong, Dept Elect & Elect Engn, Pokfulam, Hong Kong, Peoples R China
基金
中国国家自然科学基金;
关键词
GeOl/GeON MOSFETs; Threshold voltage; Ultra-thin-body; High-k gate dielectric; ULTRATHIN-BODY; FILM;
D O I
10.1016/j.microrel.2015.12.004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 2-D analytical threshold-voltage model for ultra-thin-body MOSFET with buried insulator and high-k gate dielectric is established by solving the 2-D Poisson's equation for the gate-dielectric, channel and buried-insulator regions. The validity of the model is confirmed by comparing with experimental data and other models. Using the model, the influences of gate-dielectric permittivity, buried-insulator permittivity, channel thickness, buried insulator thickness and channel doping concentration on threshold behaviors are investigated. It is found that the threshold behaviors can be improved by using buried insulator with low permittivity, thin channel and high channel doping concentration. However, the threshold performance would be degraded when high-k gate dielectric is used due to enhanced fringing-field effect. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:24 / 33
页数:10
相关论文
共 50 条
  • [41] 2-D Analytical Threshold Voltage Model for Dielectric Pocket Double-Gate Junctionless FETs by Considering Source/Drain Depletion Effect
    Singh, Balraj
    Gola, Deepti
    Singh, Kunal
    Goel, Ekta
    Kumar, Sanjay
    Jit, Satyabrata
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2017, 64 (03) : 901 - 908
  • [42] High-k Dielectric Double Gate Junctionless (DG-JL) MOSFET for Ultra Low Power Applications- Analytical Model
    Kumar, Prashant
    Vashishath, Munish
    Gupta, Neeraj
    Gupta, Rashmi
    SILICON, 2022, 14 (13) : 7725 - 7734
  • [43] High-k Dielectric Double Gate Junctionless (DG-JL) MOSFET for Ultra Low Power Applications- Analytical Model
    Prashant Kumar
    Munish Vashishath
    Neeraj Gupta
    Rashmi Gupta
    Silicon, 2022, 14 : 7725 - 7734
  • [44] A two-dimensional threshold voltage analytical model for metal-gate/high-k/SiO2/Si stacked MOSFETs
    Ma Fei
    Liu Hong-Xia
    Fan Ji-Bin
    Wang Shu-Long
    CHINESE PHYSICS B, 2012, 21 (10)
  • [45] A two-dimensional threshold voltage analytical model for metal-gate/high-k/SiO2 /Si stacked MOSFETs
    马飞
    刘红侠
    樊继斌
    王树龙
    Chinese Physics B, 2012, 21 (10) : 443 - 449
  • [46] Threshold-Voltage Analytical-Model Development for Junction-less-Double-Gate FETs
    Amarnath, G.
    Vallem, Sharmila
    Rao, Biyyani Srinivasa
    2021 INTERNATIONAL CONFERENCE ON COMPUTER COMMUNICATION AND INFORMATICS (ICCCI), 2021,
  • [47] Analytical models of threshold voltage and drain induced barrier lowering in junctionless cylindrical surrounding gate (JLCSG) MOSFET using stacked high-k oxide
    Jung H.
    AIMS Electronics and Electrical Engineering, 2022, 6 (02): : 108 - 123
  • [48] Modeling of charge trapping induced threshold-voltage instability in high-κ gate dielectric FETs
    Liu, Yang
    Shanware, Ajit
    Colombo, Luigi
    Dutton, Robert
    IEEE ELECTRON DEVICE LETTERS, 2006, 27 (06) : 489 - 491
  • [49] A Compact Analytical Threshold-Voltage Model for Surrounding-Gate MOSFETs With Interface Trapped Charges
    Te-Kuang, Chiang
    IEEE ELECTRON DEVICE LETTERS, 2010, 31 (08) : 788 - 790
  • [50] An analytical 2-D model of triple metal double gate graded channel junctionless MOSFET with hetero-dielectric gate oxide stack
    Das, Shib Sankar
    Majumder, Barun
    Ghosh, Ankush
    SOLID STATE COMMUNICATIONS, 2021, 340