共 50 条
- [24] Analytical Modelling for nanoscale Gate Engineered Silicon-On-Nothing MOSFET with High-K dielectric PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 212 - 216
- [25] Asymmetric Gate Stack Surrounding gate Transistor (ASYMGAS SGT): 2-D Analytical Threshold Voltage Model 2007 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2007, : 731 - +
- [26] Dipole Model Explaining High-k/Metal Gate Threshold Voltage Tuning ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2009, 19 (01): : 269 - +
- [27] A threshold voltage model for high-k gate-dielectric MOSFETs considering fringing-field effect Chin. Phys., 2007, 6 (1757-1763):
- [28] A threshold voltage model for high-k gate-dielectric MOSFETs considering fringing-field effect CHINESE PHYSICS, 2007, 16 (06): : 1757 - 1763
- [30] 2-D analytical modeling for electrostatic potential and threshold voltage of a dual work function gate Schottky barrier MOSFET Journal of Computational Electronics, 2017, 16 : 658 - 665