A 2-D analytical threshold-voltage model for GeOI/GeON MOSFET with high-k gate dielectric

被引:1
|
作者
Ji, Feng [1 ]
Xu, J. P. [2 ]
Liu, L. [2 ]
Tang, W. M. [3 ]
Lai, P. T. [4 ]
机构
[1] Wuhan Polytech, Wuhan 430074, Peoples R China
[2] Huazhong Univ Sci & Technol, Sch Opt & Elect Informat, Wuhan 430074, Peoples R China
[3] Hong Kong Polytech Univ, Dept Appl Phys, Kowloon, Hong Kong, Peoples R China
[4] Univ Hong Kong, Dept Elect & Elect Engn, Pokfulam, Hong Kong, Peoples R China
基金
中国国家自然科学基金;
关键词
GeOl/GeON MOSFETs; Threshold voltage; Ultra-thin-body; High-k gate dielectric; ULTRATHIN-BODY; FILM;
D O I
10.1016/j.microrel.2015.12.004
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
A 2-D analytical threshold-voltage model for ultra-thin-body MOSFET with buried insulator and high-k gate dielectric is established by solving the 2-D Poisson's equation for the gate-dielectric, channel and buried-insulator regions. The validity of the model is confirmed by comparing with experimental data and other models. Using the model, the influences of gate-dielectric permittivity, buried-insulator permittivity, channel thickness, buried insulator thickness and channel doping concentration on threshold behaviors are investigated. It is found that the threshold behaviors can be improved by using buried insulator with low permittivity, thin channel and high channel doping concentration. However, the threshold performance would be degraded when high-k gate dielectric is used due to enhanced fringing-field effect. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码:24 / 33
页数:10
相关论文
共 50 条
  • [21] Simulation of electrical characteristics and structural optimization for small-scaled dual-gate GeOI MOSFET with high-k gate dielectric
    白玉蓉
    徐静平
    刘璐
    范敏敏
    Journal of Semiconductors, 2014, 35 (09) : 43 - 48
  • [22] A 2-D Analytical Modeling of Dual Work Function Metal Gate MOSFET Using High-K Gate Dielectric with Enhanced RF/Analog Performance for Low Power Applications
    R. Kiran Kumar
    S. Shiyamala
    Silicon, 2020, 12 : 2065 - 2072
  • [23] A 2-D Analytical Modeling of Dual Work Function Metal Gate MOSFET Using High-K Gate Dielectric with Enhanced RF/Analog Performance for Low Power Applications
    Kumar, R. Kiran
    Shiyamala, S.
    SILICON, 2020, 12 (09) : 2065 - 2072
  • [24] Analytical Modelling for nanoscale Gate Engineered Silicon-On-Nothing MOSFET with High-K dielectric
    Shora, Aadil Tahir
    Khanday, Farooq Ahmad
    PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON COMMUNICATION AND ELECTRONICS SYSTEMS (ICCES 2018), 2018, : 212 - 216
  • [25] Asymmetric Gate Stack Surrounding gate Transistor (ASYMGAS SGT): 2-D Analytical Threshold Voltage Model
    Kaur, Harsupreet
    Kabra, Sneha
    Gupta, R. S.
    Haldar, Subhasis
    2007 ASIA PACIFIC MICROWAVE CONFERENCE, VOLS 1-5, 2007, : 731 - +
  • [26] Dipole Model Explaining High-k/Metal Gate Threshold Voltage Tuning
    Kirsch, P. D.
    Sivasubramani, P.
    Huang, J.
    Young, C. D.
    Park, C. S.
    Freeman, K.
    Hussain, M. M.
    Bersuker, G.
    Harris, H. R.
    Majhi, P.
    Lysaght, P.
    Tseng, H. -H.
    Lee, B. H.
    Jammy, R.
    ADVANCED GATE STACK, SOURCE/DRAIN, AND CHANNEL ENGINEERING FOR SI-BASED CMOS 5: NEW MATERIALS, PROCESSES, AND EQUIPMENT, 2009, 19 (01): : 269 - +
  • [27] A threshold voltage model for high-k gate-dielectric MOSFETs considering fringing-field effect
    Department of Electronic Science and Technology, Huazhong University of Science and Technology, Wuhan 430074, China
    不详
    Chin. Phys., 2007, 6 (1757-1763):
  • [28] A threshold voltage model for high-k gate-dielectric MOSFETs considering fringing-field effect
    Ji Feng
    Xu Jing-Ping
    Lai Pui-To
    CHINESE PHYSICS, 2007, 16 (06): : 1757 - 1763
  • [29] 2-D analytical modeling for electrostatic potential and threshold voltage of a dual work function gate Schottky barrier MOSFET
    Kumar, Prashanth
    Bhowmick, Brinda
    JOURNAL OF COMPUTATIONAL ELECTRONICS, 2017, 16 (03) : 658 - 665
  • [30] 2-D analytical modeling for electrostatic potential and threshold voltage of a dual work function gate Schottky barrier MOSFET
    Prashanth Kumar
    Brinda Bhowmick
    Journal of Computational Electronics, 2017, 16 : 658 - 665