A 2-D analytical threshold-voltage model for GeOI/GeON MOSFET with high-k gate dielectric

被引：1
|
作者：
Ji, Feng [1 ]
Xu, J. P. [2 ]
Liu, L. [2 ]
Tang, W. M. [3 ]
Lai, P. T. [4 ]
机构：
[1] Wuhan Polytech, Wuhan 430074, Peoples R China
[2] Huazhong Univ Sci & Technol, Sch Opt & Elect Informat, Wuhan 430074, Peoples R China
[3] Hong Kong Polytech Univ, Dept Appl Phys, Kowloon, Hong Kong, Peoples R China
[4] Univ Hong Kong, Dept Elect & Elect Engn, Pokfulam, Hong Kong, Peoples R China
来源：
MICROELECTRONICS RELIABILITY | 2016年 / 57卷
基金：
中国国家自然科学基金;
关键词：
GeOl/GeON MOSFETs; Threshold voltage; Ultra-thin-body; High-k gate dielectric; ULTRATHIN-BODY; FILM;
D O I：
10.1016/j.microrel.2015.12.004
中图分类号：
TM [电工技术]; TN [电子技术、通信技术];
学科分类号：
0808 ; 0809 ;
摘要：
A 2-D analytical threshold-voltage model for ultra-thin-body MOSFET with buried insulator and high-k gate dielectric is established by solving the 2-D Poisson's equation for the gate-dielectric, channel and buried-insulator regions. The validity of the model is confirmed by comparing with experimental data and other models. Using the model, the influences of gate-dielectric permittivity, buried-insulator permittivity, channel thickness, buried insulator thickness and channel doping concentration on threshold behaviors are investigated. It is found that the threshold behaviors can be improved by using buried insulator with low permittivity, thin channel and high channel doping concentration. However, the threshold performance would be degraded when high-k gate dielectric is used due to enhanced fringing-field effect. (C) 2015 Elsevier Ltd. All rights reserved.
引用
收藏
页码：24 / 33
页数：10
相关论文
共 50 条
  • [1] 2D threshold-voltage model for high-k gate-dielectric MOSFETs
    Department of Electronic Science and Technology, Huazhong University of Science and Technology, Wuhan 430074, China
    不详
    Pan Tao Ti Hsueh Pao, 2006, 10 (1725-1731):
  • [2] Models on threshold voltage/subthreshold swing and structural design of high-k gate dielectric GeOI MOSFET
    Fan Min-Min
    Xu Jing-Ping
    Liu Lu
    Bai Yu-Rong
    Huang Yong
    ACTA PHYSICA SINICA, 2014, 63 (08)
  • [3] A Compact Threshold-Voltage Model of MOSFETs with Stack High-k Gate Dielectric
    Ji, F.
    Xu, J. P.
    Chen, J. J.
    Xu, H. X.
    Li, C. X.
    Lai, P. T.
    2009 IEEE INTERNATIONAL CONFERENCE OF ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC 2009), 2009, : 236 - +
  • [4] Threshold voltage analytical model for strained Si SOI MOSFET with high-k dielectric
    Li Jin
    Liu Hong-Xia
    Li Bin
    Cao Lei
    Yuan Bo
    ACTA PHYSICA SINICA, 2010, 59 (11) : 8131 - 8136
  • [5] A threshold-voltage model for small-scaled GaAs nMOSFET with stacked high-k gate dielectric
    Liu Chaowen
    Xu Jingping
    Liu Lu
    Lu Hanhan
    Huang Yuan
    JOURNAL OF SEMICONDUCTORS, 2016, 37 (02)
  • [6] Influence of sidewall spacer on threshold voltage of MOSFET with high-k gate dielectric
    Xu, J. P.
    Ji, F.
    Lai, P. T.
    Guan, J. G.
    MICROELECTRONICS RELIABILITY, 2008, 48 (02) : 181 - 186
  • [7] A threshold-voltage model for small-scaled GaAs nMOSFET with stacked high-k gate dielectric
    刘超文
    徐静平
    刘璐
    卢汉汉
    黄苑
    Journal of Semiconductors, 2016, 37 (02) : 75 - 80
  • [8] 2-D analytical modeling of dual material gate fully depleted SOI MOSFET with high-k dielectric
    Luan Su-Zhen
    Liu Hong-Xia
    Jia Ren-Xu
    Cai Nai-Qiong
    ACTA PHYSICA SINICA, 2008, 57 (06) : 3807 - 3812
  • [9] A threshold-voltage model for small-scaled GaAs nMOSFET with stacked high-k gate dielectric附视频
    刘超文
    徐静平
    刘璐
    卢汉汉
    黄苑
    Journal of Semiconductors, 2016, (02) : 75 - 80
  • [10] A 2-D threshold-voltage model for small MOSFET with quantum-mechanical effects
    Xu, J. P.
    Li, Y. P.
    Lai, P. T.
    Chen, W. B.
    Xu, S. G.
    2005 IEEE CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS, PROCEEDINGS, 2005, : 253 - 256
12345