共 13 条
- [1] Byungsub Kim, 2009, 2009 IEEE International Solid-State Circuits Conference (ISSCC 2009), P66, DOI 10.1109/ISSCC.2009.4977310
- [2] Choi M, 2017, SYMP VLSI CIRCUITS, pC58, DOI 10.23919/VLSIC.2017.8008547
- [6] Han S, 2014, ISSCC DIG TECH PAP I, V57, P50, DOI 10.1109/ISSCC.2014.6757333
- [7] Equalized interconnects for on-chip networks: Modeling and optimization framework [J]. IEEE/ACM INTERNATIONAL CONFERENCE ON COMPUTER-AIDED DESIGN DIGEST OF TECHNICAL PAPERS, VOLS 1 AND 2, 2007, : 552 - 559
- [10] Optimal transient simulation of transmission lines [J]. IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS I-FUNDAMENTAL THEORY AND APPLICATIONS, 1996, 43 (02): : 110 - 121