CMOS application of single-grain thin film transistor produced using metal imprint technology

被引:15
作者
Makihira, K [1 ]
Yoshii, M [1 ]
Asano, T [1 ]
机构
[1] Kyushu Inst Technol, Ctr Microelect Syst, Iizuka, Fukuoka 8208502, Japan
来源
JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS BRIEF COMMUNICATIONS & REVIEW PAPERS | 2003年 / 42卷 / 4B期
关键词
grain positioning; imprint; solid-phase crystallization; polycrystalline silicon; thin-film transistor; poly-Si TFT;
D O I
10.1143/JJAP.42.1983
中图分类号
O59 [应用物理学];
学科分类号
摘要
A novel technology which is termed metal imprint has been developed for positioning and growing large thin-film Si grains on amorphous substrates. The metal imprint is carried out using Ni coated Si tip arrays and crystallization is carried out in solid phase. This technology enables us to fabricate a grain-boundary-free thin-film transistor (TFT) in a single-grain by aligning the position of the channel and that of the imprinted site. Single-grain TFTs having the channel in the single-grains which were fabricated using a high temperature process showed the field effect mobility up to 450 cm(2)/Vs for n-channel and up to 260cm(2)/Vs for p-channel. Single-grain TFTs showed better threshold controllability than TFTs fabricated on Si films prepared by conventional solid phase crystallization (SPC). Complementary-metal-oxide-semiconductor (CMOS) circuits composed of single-grain TFTs have been fabricated. CMOS inverters composed of single-grain TFTs showed superior transfer characteristics to that composed of SPC-polycrystalline Si TFTs. The 3-mum CMOS ring oscillator which operated with the supply voltage down to 2 V showed the propagation delay time of less than 6.7 ns/stage at 7 V.
引用
收藏
页码:1983 / 1987
页数:5
相关论文
共 17 条
  • [1] CONTROL OF SI SOLID-PHASE NUCLEATION BY SURFACE STEPS FOR HIGH-PERFORMANCE THIN-FILM TRANSISTORS
    ASANO, T
    MAKIHIRA, K
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1993, 32 (1B): : 482 - 485
  • [2] CHARACTERISTICS OF THIN-FILM TRANSISTORS FABRICATED ON NUCLEATION-CONTROLLED POLY-SI FILMS BY SURFACE STEPS
    ASANO, T
    MAKIHIRA, K
    TSUTAE, H
    [J]. JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1994, 33 (1B): : 659 - 663
  • [3] MANIPULATION OF NUCLEATION SITES IN SOLID-STATE SI CRYSTALLIZATION
    KUMOMI, H
    YONEHARA, T
    NOMA, T
    [J]. APPLIED PHYSICS LETTERS, 1991, 59 (27) : 3565 - 3567
  • [4] A C-switch cell for low-voltage and high-density SRAM's
    Kuriyama, H
    Ishigaki, Y
    Fujii, Y
    Maegawa, S
    Maeda, S
    Miyamoto, S
    Tsutsumi, K
    Miyoshi, H
    Yasuoka, A
    [J]. IEEE TRANSACTIONS ON ELECTRON DEVICES, 1998, 45 (12) : 2483 - 2488
  • [5] Fabrication of high-mobility p-channel poly-Si thin film transistors by self-aligned metal-induced lateral crystallization
    Lee, SW
    Ihn, TH
    Joo, SK
    [J]. IEEE ELECTRON DEVICE LETTERS, 1996, 17 (08) : 407 - 409
  • [6] Lee SW, 1996, IEEE ELECTR DEVICE L, V17, P160, DOI 10.1109/55.485160
  • [7] PD INDUCED LATERAL CRYSTALLIZATION OF AMORPHOUS SI THIN-FILMS
    LEE, SW
    JEON, YC
    JOO, SK
    [J]. APPLIED PHYSICS LETTERS, 1995, 66 (13) : 1671 - 1673
  • [8] Enhanced nucleation in solid-phase crystallization of amorphous Si by imprint technology
    Makihira, K
    Asano, T
    [J]. APPLIED PHYSICS LETTERS, 2000, 76 (25) : 3774 - 3776
  • [9] MAKIHIRA K, 2002, IEICE T ELECTRON, P644
  • [10] MAKIHIRA K, 2001, 59 DEV RES, P189