LDPC Decoder Implementation on DSP plus ARM Platform with OpenCL

被引:0
|
作者
Kharin, Aleksei [1 ]
Vityazev, Sergey [1 ]
Likhobabin, Evgeny [1 ]
Vityazev, Vladimir [1 ]
机构
[1] Ryazan State Radio Engn Univ, RSREU, Dept Telecommun & Radio Engn Fdn, Ryazan, Russia
来源
2018 7TH MEDITERRANEAN CONFERENCE ON EMBEDDED COMPUTING (MECO) | 2018年
基金
俄罗斯科学基金会;
关键词
LDPC; DSP; Keystone; belief propagation;
D O I
暂无
中图分类号
TP301 [理论、方法];
学科分类号
081202 ;
摘要
Low-density parity-check (LDPC) codes are now widely used in telecommunication systems due to their outstanding performance. LDPC decoding is a very computational intensive procedure and its implementation in real-time and as a part of embedded system is an actual problem. FPGA, GPP or GPU platforms are usually used. In this paper an LDPC belief propagation (BP) decoder is implemented on a DSP+ARM platform. It is shown that the porting of OpenCL software from a GPU or GPP to a DSP+ARM platform requires minimal effort. Additional code modifications to improve the DSP+ARM performance are described. The effectiveness of the platform is demonstrated, with up to 2 decoding iterations executing in real time.
引用
收藏
页码:347 / 350
页数:4
相关论文
共 50 条
  • [1] Efficient DSP implementation of an LDPC decoder
    Lechner, G
    Sayir, J
    Rupp, M
    2004 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, VOL IV, PROCEEDINGS: AUDIO AND ELECTROACOUSTICS SIGNAL PROCESSING FOR COMMUNICATIONS, 2004, : 665 - 668
  • [2] Fast DSP Implementation of a Low Complexity LDPC Decoder
    Razi, Mouhcine
    Benhayoun, Mhammed
    Mansouri, Anas
    Madi, Abdessalam Ait
    Ahaitouf, Ali
    2019 INTERNATIONAL CONFERENCE ON WIRELESS TECHNOLOGIES, EMBEDDED AND INTELLIGENT SYSTEMS (WITS), 2019,
  • [3] Nonbinary LDPC Decoder Design and Implementation on FPGA Platform
    Tsang, Tony
    2013 IEEE 16TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE 2013), 2013, : 325 - 329
  • [4] Performance Analysis of Parallel LDPC Decoder using OpenCL
    Kim, Tae-Hyeong
    Hong, Jung-Hyun
    Chung, Ki-Seok
    2012 THIRD INTERNATIONAL CONFERENCE ON THEORETICAL AND MATHEMATICAL FOUNDATIONS OF COMPUTER SCIENCE (ICTMF 2012), 2013, 38 : 738 - 742
  • [5] Implementation of a flexible LDPC decoder
    Masera, Guido
    Quaglio, Federico
    Vacca, Fabrizio
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2007, 54 (06) : 542 - 546
  • [6] Implementation of an LDPC decoder on a heterogeneous FPGA-CPU platform using SDSoC
    Roh, Si-Dong
    Cho, Keol
    Chung, Ki-Seok
    PROCEEDINGS OF THE 2016 IEEE REGION 10 CONFERENCE (TENCON), 2016, : 2555 - 2558
  • [7] Parallel LDPC Decoding on a Heterogeneous Platform using OpenCL
    Hong, Jung-Hyun
    Park, Joo-Yul
    Chung, Ki-Seok
    KSII TRANSACTIONS ON INTERNET AND INFORMATION SYSTEMS, 2016, 10 (06): : 2648 - 2668
  • [8] LDPC Decoder Implementation Using FPGA
    Kiaee, Mahdie
    Gharaee, Hossein
    Mohammadzadeh, Naser
    2016 8TH INTERNATIONAL SYMPOSIUM ON TELECOMMUNICATIONS (IST), 2016, : 167 - 173
  • [9] Efficient implementation technique of LDPC decoder
    Leung, WK
    Lee, WL
    Wu, A
    Ping, L
    ELECTRONICS LETTERS, 2001, 37 (20) : 1231 - 1232
  • [10] An FPGA implementation of array LDPC decoder
    Sha, Jin
    Gao, Minglun
    Zhang, Zhongjin
    Li, Li
    Wang, Zhongfeng
    2006 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS, 2006, : 1675 - +