Hardware-in-the Loop Testing of Power Transformer Differential Relay Using RTDS and DSP

被引:3
|
作者
Murugan, Senthil Kumar [1 ]
Simon, Sishaj Pulikottil [2 ]
Sundareswaran, Kinattingal [2 ]
Panugothu, Srinivasa Rao Nayak [2 ]
Padhy, Narayana Prasad [3 ]
机构
[1] SRM Inst Sci & Technol, Dept Elect & Elect Engn, Chennai, Tamil Nadu, India
[2] Natl Inst Technol, Dept Elect & Elect Engn, Tiruchirappalli, Tamil Nadu, India
[3] Indian Inst Technol, Dept Elect Engn, Roorkee, Uttar Pradesh, India
关键词
power transformer; differential protection; digital protection; hardware-in-the loop testing; IMPROVED OPERATION; PROTECTION;
D O I
10.1080/15325008.2019.1659449
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper presents the testing of power transformer differential relay in a hardware-in-the loop using a Real Time Digital Simulator (RTDS) and Digital Signal Processor (DSP) for all possible operating conditions of a power transformer. The Empirical Fourier Transform-based transformer differential relay (EFTDR) algorithm is implemented in DSP - TMS320F28335 which is interfaced with RTDS through its analog and digital hardware circuit. The modeling of power transformer and simulation are carried out using RSCAD. The real-time analog current signal corresponding to the simulated current signal is generated using RTDS and is fed to the analog channel of TMS320F28335. Similarly, the response of the proposed relay is fed back to the digital channel of RTDS. The relay response enables the trip of corresponding circuit breakers in the RSCAD simulation circuit. Here, the performance evaluation of EFTDR is carried out for various cases of internal faults, inrush current, current transformer saturation and possible combinations of simultaneous occurrences of the aforesaid events of power transformer in hardware-in-the loop testing using RTDS and DSP.
引用
收藏
页码:1090 / 1100
页数:11
相关论文
共 50 条
  • [21] Hardware-in-the-loop Testing of Virtual Distance Protection Relay
    Camarillo-Penaranda, Juan R.
    Aredes, Mauricio
    Ramos, Gustavo
    2020 IEEE/IAS 56TH INDUSTRIAL AND COMMERCIAL POWER SYSTEMS TECHNICAL CONFERENCE (I&CPS), 2020,
  • [22] A DSP FPGA Based Hardware-in-the-Loop Testing Platform
    Shih, Ta-Ming
    Chang, Ho-Chung
    11TH INTERNATIONAL CONFERENCE ON CONTROL, AUTOMATION, ROBOTICS AND VISION (ICARCV 2010), 2010, : 1980 - 1985
  • [23] Hardware-In-Loop Testing of a Differential Relay Used to Protect Single/Double Circuit Transmission Lines
    Ledwaba, Tumiso
    Senyane, Karabo
    Van Coller, John
    Proceedings - 2019 Southern African Universities Power Engineering Conference/Robotics and Mechatronics/Pattern Recognition Association of South Africa, SAUPEC/RobMech/PRASA 2019, 2019, : 347 - 352
  • [24] HARDWARE-IN-LOOP TESTING OF A DIFFERENTIAL RELAY USED TO PROTECT SINGLE/DOUBLE CIRCUIT TRANSMISSION LINES
    Ledwaba, Tumiso
    Senyane, Karabo
    Van Coller, John
    2019 SOUTHERN AFRICAN UNIVERSITIES POWER ENGINEERING CONFERENCE/ROBOTICS AND MECHATRONICS/PATTERN RECOGNITION ASSOCIATION OF SOUTH AFRICA (SAUPEC/ROBMECH/PRASA), 2019, : 347 - 352
  • [25] Small Scaled Power Hardware-In-the Loop and Control Method of Ship Integrated Power System with Active Front End Converter and Battery Energy Storage System using Low Cost Multicore DSP
    Choe, Sehwa
    Ko, Sanggi
    Kim, So-Yeon
    Sul, Seung-Ki
    2014 16TH EUROPEAN CONFERENCE ON POWER ELECTRONICS AND APPLICATIONS (EPE'14-ECCE EUROPE), 2014,
  • [26] Differential relay reliability enhancement using fourth harmonic for a large power transformer
    Bouderbala R.
    Bentarzi H.
    International Journal of System Assurance Engineering and Management, 2017, 8 (Suppl 2) : 592 - 598
  • [27] HARDWARE IN THE LOOP SIMULATION OF SHUNT ACTIVE POWER FILTER (SAPF) UTILIZING RTDS AND DSPACE
    Silva Junior, Dalmo C.
    Musse, Bernardo F.
    Silva, Nathan L.
    de Almeida, Pedro M.
    de Oliveira, Janaina G.
    2017 XIV BRAZILIAN POWER ELECTRONICS CONFERENCE (COBEP), 2017,
  • [28] Prototyping and Testing Power Electronics Systems using Controller Hardware-In-the-Loop (HIL) and Power Hardware-In-the-Loop (PHIL) Simulations
    Lemaire, Michel
    Sicard, Pierre
    Belanger, Jean
    2015 IEEE VEHICLE POWER AND PROPULSION CONFERENCE (VPPC), 2015,
  • [29] Assessment of Cascaded SVG Performance using RTDS Based Hardware in Loop Scheme
    Yang Shuangmian
    Cao Junzheng
    Liu Zhihe
    Zhang Yibo
    2024 4TH POWER SYSTEM AND GREEN ENERGY CONFERENCE, PSGEC 2024, 2024, : 255 - 260
  • [30] HARDWARE IN THE LOOP SIMULATION OF DG INTEGRATION TO THE DISTRIBUTION GRID USING RTDS AND DSPACE
    Venturi, Carolina
    Lima, Nathan
    Barroso, Dionathan
    Machado, Pedro A.
    Oliveira, Janana G.
    2015 IEEE 13TH BRAZILIAN POWER ELECTRONICS CONFERENCE AND 1ST SOUTHERN POWER ELECTRONICS CONFERENCE (COBEP/SPEC), 2015,