A data-interlacing architecture with two-dimensional data-reuse for full-search block-matching algorithm

被引:57
|
作者
Lai, YK [1 ]
Chen, LG
机构
[1] Chang Gung Univ, Dept Elect Engn, Taipei, Taiwan
[2] Natl Taiwan Univ, Dept Elect Engn, Taipei 10764, Taiwan
关键词
architecture; blocking matching algorithm; motion estimation; video coding; VLSI;
D O I
10.1109/76.664095
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper describes a data-interlacing architecture with two-dimensional (2-D) data-reuse fur fun-search block-matching algorithm, Based on a one-dimensional processing element (PE) array and two data-interlacing shift-register arrays, the proposed architecture can efficiently reuse data to decrease external memory accesses and save the pin counts, It also achieves 100% hardware utilization and a high throughput rate, In addition, the same chips can Pre cascaded for different block sizes, search ranges, and pixel rates.
引用
收藏
页码:124 / 127
页数:4
相关论文
共 50 条
  • [31] Architecture for motion estimation using the one-dimensional hierarchical search block-matching algorithm
    Swamy, PN
    Chakrabarti, I
    Ghosh, D
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2002, 149 (05): : 229 - 239
  • [32] Fast full-search block matching algorithm motion estimation alternatives in FPGA
    Olivares, Joaquin
    Benavides, Ignacio
    Hormigo, Javier
    Villalba, Julio
    Zapata, Emilio
    2006 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, 2006, : 671 - 674
  • [33] A NOVEL MODULAR SYSTOLIC ARRAY ARCHITECTURE FOR FULL-SEARCH BLOCK MATCHING MOTION ESTIMATION
    YEO, HG
    HU, YH
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 1995, 5 (05) : 407 - 416
  • [34] Conservative Approximation-Based Full-Search Block Matching Algorithm Architecture for QCIF Digital Video Employing Systolic Array Architecture
    Hegde, Ganapathi
    Krishna, Amritha R. S.
    Vaya, Pukhraj
    ETRI JOURNAL, 2015, 37 (04) : 772 - 779
  • [35] A simple and efficient block motion estimation algorithm based on full-search array architecture
    Huang, SY
    Tsai, WC
    SIGNAL PROCESSING-IMAGE COMMUNICATION, 2004, 19 (10) : 975 - 992
  • [36] A novel low-power full-search block-matching motion-estimation design for H.263+
    Shen, JF
    Wang, TC
    Chen, LG
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS FOR VIDEO TECHNOLOGY, 2001, 11 (07) : 890 - 897
  • [37] An FFT-Based Full-Search Block Matching Algorithm with Sum of Squared Differences Criterion
    Li, Zhen
    Uemura, Atushi
    Kiya, Hitoshi
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2010, E93A (10) : 1748 - 1754
  • [38] A reference data oriented approach for implementing a multiresolution block-matching algorithm
    Nemouchi, Y
    Mathieu, Y
    Havet, C
    Demassieux, N
    ISCAS 96: 1996 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS - CIRCUITS AND SYSTEMS CONNECTING THE WORLD, VOL 4, 1996, : 249 - 252
  • [39] Low-power parallel tree architecture for full search block-matching motion estimation
    Lin, SS
    Tseng, PC
    Chen, LG
    2004 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL 2, PROCEEDINGS, 2004, : 313 - 316
  • [40] Video Image Block-matching Motion Estimation Algorithm Based on Two-step Search
    金伟其
    陈艳
    王岭雪)
    刘斌
    刘崇亮
    沈亚中
    张桂清
    Journal of Measurement Science and Instrumentation, 2010, 1 (03) : 228 - 232