SOI for digital CMOS VLSI: Design considerations and advances

被引:73
作者
Chuang, CT [1 ]
Lu, PF [1 ]
Anderson, CJ [1 ]
机构
[1] IBM Corp, Div Res, TJ Watson Res Ctr, Yorktown Heights, NY 10598 USA
关键词
CMOS digital integrated circuits; CMOS integrated circuits; CMOS memory circuits; silicon-on-insulator technology;
D O I
10.1109/5.663545
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
This paper reviews the recent advances of silicon-on-insulator (SOI) technology for complementary metal-oxide-semiconductor (CMOS) very-large-scale-integration memory and logic applications. Static random access memories (SRAM's), dynamic random access memories (DRAM's), and digital CMOS logic circuits are considered. Particular emphases are placed on the design issues and advantages resulting from the unique SOI device structure. The impact of floating-body in partially depleted devices on the circuit operation, stability, and functionality are addressed. The use of smart-body contact to improve the power and delay performance is discussed, as are global design issues.
引用
收藏
页码:689 / 720
页数:32
相关论文
共 79 条
  • [31] KRISHNAN S, 1997, P IEEE INT SOI C, P140
  • [32] SRAM bitline circuits on PD SOI: Advantages and concerns
    Kuang, JB
    Ratanaphanyarat, S
    Saccamango, MJ
    Hsu, LLC
    Flaker, RC
    Wagner, LF
    Chu, SFS
    Shahidi, GG
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (06) : 837 - 844
  • [33] KUGE S, 1995, S VLSI CIRC, P103
  • [34] KUMAGAI K, 1997, P IEEE INT SOI C OCT, P174
  • [35] LEE JH, 1997, P IEEE INT SOI C, P152
  • [36] LEMNIOS ZJ, 1995, S VLSI TECHN, P5
  • [37] Floating-body effects in partially depleted SOI CMOS circuits
    Lu, PE
    Chuang, CT
    Ji, J
    Wagner, LF
    Hsieh, CM
    Kuang, JB
    Hsu, LLC
    Pelella, MM
    Chu, SFS
    Anderson, CJ
    [J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1997, 32 (08) : 1241 - 1253
  • [38] LU PF, 1996, P 1996 INT S LOW POW, P139
  • [39] PHYSICAL ORIGIN OF NEGATIVE DIFFERENTIAL RESISTANCE IN SOI TRANSISTORS
    MCDAID, LJ
    HALL, S
    MELLOR, PH
    ECCLESTON, W
    ALDERMAN, JC
    [J]. ELECTRONICS LETTERS, 1989, 25 (13) : 827 - 828
  • [40] A 2.0V, 0.35μm partially depleted SOI-CMOS technology
    Mistry, K
    Grula, G
    Sleight, J
    Bair, L
    Stephany, R
    Flatley, R
    Skerry, P
    [J]. INTERNATIONAL ELECTRON DEVICES MEETING - 1997, TECHNICAL DIGEST, 1997, : 583 - 586