March tests for word-oriented memories

被引:52
|
作者
van de Goer, AJ [1 ]
Tlili, IBS [1 ]
机构
[1] Delft Univ Technol, Fac Informat Technol & Syst, Sect Comp Architecture & Digital Technique, NL-2628 CD Delft, Netherlands
来源
DESIGN, AUTOMATION AND TEST IN EUROPE, PROCEEDINGS | 1998年
关键词
bit-oriented memories; word-oriented memories; memory rests; march tests; data backgrounds; fault models;
D O I
10.1109/DATE.1998.655905
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
Most memory rest algorithms are optimized tests for a particular memory technology and a particular set of fault models, under the assumption that the memory is bit-oriented; i.e., read and write operations affect only a single bit in the memory. Traditionally, word-oriented memories have been tested by repeated application of a test for bit-oriented memories whereby a different data background (which depends on the used intra-word fault model) is used during each iteration. This results in time inefficiencies and limited fault coverage. A new approach for testing word-oriented memories is presented, distinguishing between inter-word and intra-word faults and allowing for a systematic way of converting tests for bit-oriented memories to tests for word-oriented memories. The conversion consists of concatenating the bit-oriented test for inter-word faults with a test for intra-word faults. This approach results in more efficient tests with complete coverage of the targeted faults. Because most memories have an external data path which is wider than one bit, word-oriented memory tests are very important.
引用
收藏
页码:501 / 508
页数:8
相关论文
共 50 条
  • [1] Converting march tests for bit-oriented memories into tests for word-oriented memories
    van de Goor, AJ
    Tlili, IBS
    Hamdioui, S
    1998 INTERNATIONAL WORKSHOP ON MEMORY TECHNOLOGY, DESIGN AND TESTING - PROCEEDINGS, 1998, : 46 - 52
  • [2] March tests for word-oriented two-port memories
    Hamdioui, Said
    van de Goor, A.J.
    Proceedings of the Asian Test Symposium, 1999, : 53 - 60
  • [3] A systematic method for modifying march tests for bit-oriented memories into tests for word-oriented memories
    van de Goor, AJ
    Tlili, IBS
    IEEE TRANSACTIONS ON COMPUTERS, 2003, 52 (10) : 1320 - 1331
  • [4] Tests for word-oriented content addressable memories
    Zhao, XM
    Ye, YZ
    Chen, CX
    PROCEEDINGS OF THE 11TH ASIAN TEST SYMPOSIUM (ATS 02), 2002, : 151 - 156
  • [5] A programmable memory built-in self-test scheme for applying march tests to word-oriented memories
    Tan, EM
    Zhang, Y
    Shi, WK
    ICEMI 2005: CONFERENCE PROCEEDINGS OF THE SEVENTH INTERNATIONAL CONFERENCE ON ELECTRONIC MEASUREMENT & INSTRUMENTS, VOL 1, 2005, : 48 - 53
  • [6] Test and diagnosis of word-oriented multiport memories
    Wang, CW
    Cheng, KL
    Huang, CT
    Wu, CW
    21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 248 - 253
  • [7] Detecting intra-word faults in word-oriented memories
    Hamdioui, S
    van De Goor, AJ
    Rodgers, M
    21ST IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2003, : 241 - 247
  • [8] Minimal test for coupling faults in word-oriented memories
    van de Goor, AJ
    Abadir, MS
    Carlin, A
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 944 - 948
  • [9] An efficient transparent test scheme for embedded word-oriented memories
    Li, JF
    Tseng, TW
    Wey, CL
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, VOLS 1 AND 2, PROCEEDINGS, 2005, : 574 - 579
  • [10] Generic DFT approach for pattern sensitive faults in word-oriented memories
    Amin, AA
    Hamzah, AA
    AbdelAal, RE
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 1996, 143 (03): : 199 - 202