A 14-bit 130-MHZ cmos current-steering DAC with adjustable INL

被引：15

作者：

Chen, T ^{[1
]}

Geens, P ^{[1
]}

Van der Plas, G ^{[1
]}

Dehaene, W ^{[1
]}

Gielen, G ^{[1
]}

机构：

[1] Katholieke Univ Leuven, ESAT, MICAS, B-3001 Heverlee, Belgium

来源：

ESSCIRC 2004: PROCEEDINGS OF THE 30TH EUROPEAN SOLID-STATE CIRCUITS CONFERENCE | 2004年

关键词：

D O I：

10.1109/ESSCIR.2004.1356644

中图分类号：

TM [电工技术]; TN [电子技术、通信技术];

学科分类号：

0808 ; 0809 ;

摘要：

In this paper, a 14-bit, 130-MHz CMOS current-steering DAC is presented. Different from traditional intrinsic-accuracy DACs, its INL can be improved by dynamic adjustment, which allows to reduce the chip area significantly. The layout has been carefully designed so that the signal lines of the current sources have the same length, thus good synchronization among the current sources can be achieved. The measured DNL and INL is 0.45 LSB and 0.7 LSB respectively. The SFDR is 82 dB at a 1 MHz signal frequency and 130 MHz sampling frequency. The DAC has been implemented in a standard IP5M 0.25-mum CMOS technology. The area of the current source block is 1 mm(2), and the whole core area is only 3.5 mm(2).

引用

页码：167 / 170

页数：4

共 9 条

[1] A self-trimming 14-b 100-MS/s CMOS DAC [J].

Bugeja, AR ;

Song, BS .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2000, 35 (12) :1841-1852

[2]

Chen T, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, P973

[3]

CONG Y, 2002, P 2002 INT S CIRC SY

[4] A 200MS/s 14b 97mW DAC in 0.18μm CMOS [J].

Huang, QT ;

Francese, PA ;

Martelli, C ;

Nielsen, J .

2004 IEEE INTERNATIONAL SOLID-STATE CIRCUITS CONFERENCE, DIGEST OF TECHNICAL PAPERS, 2004, 47 :364-365

[5]

Luschas S, 2003, PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL I, P861

[6] MATCHING PROPERTIES OF MOS-TRANSISTORS [J].

PELGROM, MJM ;

DUINMAIJER, ACJ ;

WELBERS, APG .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1989, 24 (05) :1433-1440

[7] A 14-bit 1.8-V 20-mW 1-mm2 CMOS DAC [J].

Tiilikainen, MP .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 2001, 36 (07) :1144-1147

[8] A 14-bit intrinsic accuracy Q2 Random Walk CMOS DAC [J].

Van der Plas, GAM ;

Vandenbussche, J ;

Sansen, W ;

Steyaert, MSJ ;

Gielen, GGE .

IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1999, 34 (12) :1708-1718

[9]

VANDENBOSCH A, 2001, P 10 WORKSH ADV AN C

← 1 →